FLASH MEMORY

CMOS

16M (2M \times 8/1M \times 16) BIT Dual Operation

MBM29DL16XTD/BD -70/90

■ FEATURES

- 0.33 μm Process Technology
- Simultaneous Read/Write operations (dual bank)

Multiple devices available with different bank sizes (Refer to "MBM29DL16XTD/BD Device Bank Divisions Table" in ■GENERAL DESCRIPTION)

Host system can program or erase in one bank, then immediately and simultaneously read from the other bank Zero latency between read and write operations

Read-while-erase

Read-while-program

Single 3.0 V read, program, and erase
 Minimizes system level power requirements

(Continued)

■ PRODUCT LINE UP

Part N	lo.	MBM29DL16XTD/	MBM29DL16XBD
Ordering Part No.	$Vcc = 3.3 V_{-0.3 V}^{+0.3 V}$	70	_
Ordening Fart No.	$Vcc = 3.0 V_{-0.3 V}^{+0.6 V}$	_	90
Max Address Access Time	e (ns)	70	90
Max CE Access Time (ns)		70	90
Max OE Access Time (ns)		30	35

■ PACKAGES





(Continued)

Compatible with JEDEC-standard commands

Uses same software commands as E2PROMs

Compatible with JEDEC-standard world-wide pinouts

48-pin TSOP(1) (Package suffix: PFTN – Normal Bend Type, PFTR – Reversed Bend Type) 48-ball FBGA (Package suffix: PBT)

- Minimum 100,000 program/erase cycles
- High performance

70 ns maximum access time

Sector erase architecture

Eight 4K word and thirty one 32K word sectors in word mode

Eight 8K byte and thirty one 64K byte sectors in byte mode

Any combination of sectors can be concurrently erased. Also supports full chip erase.

- Boot Code Sector Architecture
 - T = Top sector
 - B = Bottom sector
- HiddenROM region

64K byte of HiddenROM, accessible through a new "HiddenROM Enable" command sequence Factory serialized and protected to provide a secure electronic serial number (ESN)

WP/ACC input pin

At V_{IL} , allows protection of boot sectors, regardless of sector group protection/unprotection status At V_{ACC} , increases program performance

Embedded Erase™* Algorithms

Automatically pre-programs and erases the chip or any sector

Embedded Program^{™*} Algorithms

Automatically writes and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready/Busy output (RY/BY)

Hardware method for detection of program or erase cycle completion

Automatic sleep mode

When addresses remain stable, automatically switch themselves to low power mode.

- Low Vcc write inhibit ≤ 2.5 V
- Erase Suspend/Resume

Suspends the erase operation to allow a read data and/or program in another sector within the same device

Sector group protection

Hardware method disables any combination of sector groups from program or erase operations

- Sector Group Protection Set function by Extended sector group protection command
- Fast Programming Function by Extended Command
- Temporary sector group unprotection

Temporary sector group unprotection via the RESET pin.

• In accordance with CFI (Common Flash Memory Interface)

^{*:} Embedded Erase™ and Embedded Program™ are trademarks of Advanced Micro Devices, Inc.

■ GENERAL DESCRIPTION

The MBM29DL16XTD/BD are a 16M-bit, 3.0 V-only Flash memory organized as 2M bytes of 8 bits each or 1M words of 16 bits each. The MBM29DL16XTD/BD are offered in a 48-pin TSOP(1) and 48-ball FBGA Package. These devices are designed to be programmed in-system with the standard system 3.0 V Vcc supply. 12.0 V VPP and 5.0 V Vcc are not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers.

MBM29DL16XTD/BD are organized into two banks, Bank 1 and Bank 2, which are considered to be two separate memory arrays for operations. It is the Fujitsu's standard 3 V only Flash memories, with the additional capability of allowing a normal non-delayed read access from a non-busy bank of the array while an embedded write (either a program or an erase) operation is simultaneously taking place on the other bank.

In the MBM29DL16XTD/BD, a new design concept is implemented, so called "Sliding Bank Architecture". Under this concept, the MBM29DL16XTD/BD can be produced a series of devices with different Bank 1/Bank 2 size combinations; 0.5 Mb/15.5 Mb, 2 Mb/14 Mb, 4 Mb/12 Mb, 8 Mb/8 Mb.

The standard MBM29DL16XTD/BD offer access times 70 ns and 90 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the devices have separate chip enable (\overline{CE}) , write enable (\overline{WE}) , and output enable (\overline{OE}) controls.

The MBM29DL16XTD/BD are pin and command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the devices is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The MBM29DL16XTD/BD are programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the devices automatically time the erase pulse widths and verify proper cell margin.

A sector is typically erased and verified in 1.0 second. (If already completely preprogrammed.)

The devices also feature a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29DL16XTD/BD are erased when shipped from the factory.


The devices feature single 3.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by \overline{Data} Polling of DQ_7 , by the Toggle Bit feature on DQ_6 , or the RY/ \overline{BY} output pin. Once the end of a program or erase cycle has been completed, the devices internally reset to the read mode.

Fujitsu's Flash technology combines years of EPROM and E²PROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29DL16XTD/BD memories electrically erase the entire chip or all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

MBM29DL16XTD/BD Device Bank Divisions Table


Device	Organization		Bank 1		Bank 2
Part Number	Organization	Megabits	Sector Sizes	Megabits	Sector Sizes
MBM29DL161TD/BD		0.5 Mbit	Eight 8K byte/4K word	15.5 Mbit	Thirty-one 64K byte/32K word
MBM29DL162TD/BD	× 9/× 16	2 Mbit	Eight 8K byte/4K word, three 64K byte/32K word	14 Mbit	Twenty-eight 64K byte/32K word
MBM29DL163TD/BD	× 8/× 16	4 Mbit	Eight 8K byte/4K word, seven 64K byte/32K word	12 Mbit	Twenty-four 64K byte/32K word
MBM29DL164TD/BD		8 Mbit	Eight 8K byte/4K word, fifteen 64K byte/32K word	8 Mbit	Sixteen 64K byte/32K word

■ PIN ASSIGNMENTS



(Continued)


(Continued)




■ PIN DESCRIPTIONS

Pin	Function
A ₁₉ to A ₀ , A ₋₁	Address Inputs
DQ ₁₅ to DQ ₀	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RY/BY	Ready/Busy Output
RESET	Hardware Reset Pin/Temporary Sector Group Unprotection
BYTE	Selects 8-bit or 16-bit mode
WP/ACC	Hardware Write Protection/Program Acceleration
N.C.	No Internal Connection
Vss	Device Ground
Vcc	Device Power Supply

■ BLOCK DIAGRAM



■ LOGIC SYMBOL



■ DEVICE BUS OPERATION

MBM29DL16XTD/BD User Bus Operations Table (BYTE = V_H)

Operation	CE	ΘE	WE	Ao	A 1	A 6	A 9	DQ ₁₅ to DQ ₀	RESET	WP/ACC
Auto-Select Manufacturer Code*1	L	L	Н	L	L	L	VID	Code	Н	Х
Auto-Select Device Code*1	L	L	Н	Н	L	L	VID	Code	Н	X
Read*3	L	L	Н	A ₀	A ₁	A 6	A 9	D out	Н	X
Standby	Н	Х	Х	Χ	Х	Х	Х	High-Z	Н	X
Output Disable	L	Н	Н	Χ	Х	Х	Х	High-Z	Н	X
Write (Program/Erase)	L	Н	L	A ₀	A 1	A ₆	A 9	Din	Н	Х
Enable Sector Group Protection*2, *4	L	VID	T	L	Н	L	VID	Х	Н	Х
Verify Sector Group Protection*2, *4	L	L	Н	L	Н	L	VID	Code	Н	X
Temporary Sector Group Unprotection*5	Х	Х	Х	Χ	Х	Х	Х	Х	VID	Х
Reset (Hardware) / Standby	Х	Х	Х	Х	Х	Х	Х	High-Z	L	X
Boot Block Sector Write Protection	Х	Х	Х	Χ	Х	Х	Χ	Х	Х	L

Legend: L = V_{IL}, H = V_{IH}, X = V_{IL} or V_{IH}, ¬□¬ = Pulse input. See "■DC CHARACTERISTICS" for voltage levels.

MBM29DL16XTD/BD User Bus Operations Table (BYTE = V_{IL})

Operation	CE	ŌĒ	WE	DQ ₁₅ /A ₋₁	Ao	A 1	A 6	A 9	DQ7 to DQ0	RESET	WP/ACC
Auto-Select Manufacturer Code*1	L	L	Н	L	L	L	L	VID	Code	Н	Х
Auto-Select Device Code*1	L	L	Н	L	Н	L	L	VID	Code	Н	Х
Read*3	L	L	Н	A-1	A ₀	A ₁	A 6	A 9	D ouт	Н	Х
Standby	Н	Х	Х	Х	Х	Х	Х	Х	High-Z	Н	Х
Output Disable	L	Н	Н	Х	Х	Х	Х	Х	High-Z	Н	Х
Write (Program/Erase)	L	Н	L	A-1	Ao	A 1	A 6	A 9	Din	Н	Х
Enable Sector Group Protection*2,*4	L	VID	T	L	L	Н	L	VID	Х	Н	Х
Verify Sector Group Protection*2,*4	L	L	Н	L	L	Н	L	VID	Code	Н	Х
Temporary Sector Group Unprotection*5	Х	Х	Х	Х	Х	Х	Х	Х	Х	VID	Х
Reset (Hardware) / Standby	Χ	Х	Χ	Х	Χ	Х	Χ	Χ	High-Z	L	Х
Boot Block Sector Write Protection	Χ	Х	Χ	Х	Χ	Χ	Χ	Χ	X	Х	L

Legend: L = V_I, H = V_I, X = V_I or V_I, □ = Pulse input. See "■DC CHARACTERISTICS" for voltage levels.

^{*1 :} Manufacturer and device codes are accessed via a command register write sequence. See "MBM29DL16XTD/BD Command Definitions Table".

^{*2:} Refer to the section on Sector Group Protection.

^{*3 :} \overline{WE} can be V_{IL} if \overline{OE} is V_{IL} , \overline{OE} at V_{IH} initiates the write operations.

^{*4 :} $Vcc = 3.3 \text{ V} \pm 10\%$

^{*5 :} Also used for the extended sector group protection.

^{*1 :} Manufacturer and device codes are accessed via a command register write sequence. See "MBM29DL16XTD/BD Command Definitions Table".

^{*2:} Refer to the section on Sector Group Protection.

^{*3 :} \overline{WE} can be V_{IL} if \overline{OE} is V_{IL} , \overline{OE} at V_{IH} initiates the write operations.

 $^{*4 :} Vcc = 3.3 V \pm 10\%$

^{*5 :} Also used for the extended sector group protection.

MBM29DL16XTD/BD Command Definitions Table

Commar Sequen		Bus Write Cycles	First Write (Secon Write		Third Write (Fourth Read/ Cyc	Write	Fifth Write		Sixth Write	
		Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset*1	Word Byte	1	XXXh	F0h	_	_	_	_	_	_	_	_	_	_
D 1/D 1*1	Word	3	555h	۸ ۸ ۱۰	2AAh		555h	F0h	D A *7	RD*7				
Read/Reset*1	Byte	3	AAAh	AAh	555h	55h	AAAh	FUII	RA*7	KD '	_	_	_	_
Autocoloct	Word	3	555h	AAh	2AAh	55h	(BA) 555h	90h	IA* ⁷	ID*7				
Autoselect	Byte	3	AAAh	AAII	555h	5511	(BA) AAAh	9011	IA ·	י טו		_		_
Program	Word Byte	4	555h AAAh	AAh	2AAh 555h	55h	555h AAAh	A0h	PA	PD	_	_	_	_
Program Suspe	end	1	BA	B0h		_	_	_	_		_		_	_
Program Resur	ne	1	ВА	30h	_	_	_	_	_	_	_	_	_	_
Chip Erase	Word	6	555h AAAh	AAh	2AAh 555h	55h	555h AAAh	80h	555h AAAh	AAh	2AAh 555h	55h	555h AAAh	10h
	Byte Word		555h		2AAh		555h		555h		2AAh		AAAII	
Sector Erase	Byte	6	AAAh	AAh	555h	55h	AAAh	80h	AAAh	AAh	555h	55h	SA	30h
Erase Suspe		1	BA	B0h			_							—
Erase Resu	me	1	BA	30h			_							—
Set to Fast Mode	Word Byte	3	555h AAAh	AAh	2AAh 555h	55h	555h AAAh	20h	_	_	_	_	_	_
Fast Program *2	Word Byte	2	XXXh XXXh	A0h	PA	PD	_	_	_	_	_	_	_	_
D 1 (Word		BA		XXXh									
Reset from Fast Mode *2	Byte	2	BA	90h	XXXh	F0h*6	_	_	1	_	1		1	_
Extended Sector Group Protection *3	Word Byte	3	XXXh	60h	SPA	60h	SPA	40h	SPA*7	SD*7	_	_	_	_
Query *4	Word	1	(BA) 55h	98h										
Query	Byte	'	(BA) AAh	3011										
HiddenROM	Word	3	555h	AAh	2AAh	55h	555h	88h						
Entry	Byte)	AAAh	ΑΛΠ	555h	JJII	AAAh	0011						
HiddenROM Program *5	Word Byte	4	555h AAAh	AAh	2AAh 555h	55h	555h AAAh	A0h	PA (HRA)	PD	_	_	_	_
HiddenROM	Word	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	HRA	30h
Erase *5	Byte	J	AAAh	7711	555h	JJII	AAAh	0011	AAAh	7/11	555h	5511	1111/7	5011
HiddenROM	Word	4	555h	AAh	2AAh	55h	(HRBA) 555h	90h	XXXh	00h	_		_	
Exit *5	Byte	+	AAAh	7711	555h	JJII	(HRBA) AAAh	3011	AAAH	0011				

^{*1 :} Both of these reset commands are equivalent.

^{*2 :} This command is valid during Fast Mode.

^{*3 :} This command is valid while $\overline{\text{RESET}} = V_{\text{ID}}$ (except during HiddenROM MODE) .

- *4: The valid addresses are A₆ to A₀.
- *5 : This command is valid during HiddenROM mode.
- *6: The data "00h" is also acceptable.
- *7 : The fourth bus cycle is only for read.
- Notes: Address bits A₁₉ to A₁₁ = X = "H" or "L" for all address commands except or Program Address (PA), Sector Address (SA), and Bank Address (BA).
 - Bus operations are defined in "MBM29DL16XTD/BD User Bus Operations Tables (BYTE = V_{IH} and BYTE = V_{IL})".
 - RA = Address of the memory location to be read
 - IA = Autoselect read address that sets both the bank address specified at (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅) and all the other A₆, A₁, A₀, (A₋₁).
 - PA = Address of the memory location to be programmed Addresses are latched on the falling edge of the write pulse.
 - SA = Address of the sector to be erased. The combination of A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂ will uniquely select any sector.
 - BA = Bank Address (A₁₅ to A₁₉)
 - RD = Data read from location RA during read operation.
 - ID = Device code/manufacture code for the address located by IA.
 - PD = Data to be programmed at location PA. Data is latched on the rising edge of write pulse.
 - SPA = Sector group address to be protected. Set sector group address (SGA) and (A₆, A₁, A₀) = (0, 1, 0).
 - SD = Sector group protection verify data. Output 01h at protected sector group addresses and output 00h at unprotected sector group addresses.
 - HRA = Address of the HiddenROM area

29DL16XTD (Top Boot Type) Word Mode: 0F8000h to 0FFFFFh

Byte Mode: 1F0000h to 1FFFFh

29DL16XBD (Bottom Boot Type) Word Mode: 000000h to 007FFFh

Byte Mode: 000000h to 00FFFFh

HRBA =Bank Address of the HiddenROM area

29DL16XTD (Top Boot Type) $:A_{19} = A_{18} = A_{17} = A_{16} = A_{15} = V_{IH}$

29DL16XBD (Bottom Boot Type) $:A_{19} = A_{18} = A_{17} = A_{16} = A_{15} = V_{IL}$

• The system should generate the following address patterns:

Word Mode: 555h or 2AAh to addresses A₁₀ to A₀

Byte Mode: AAAh or 555h to addresses A₁₀ to A₀ and A₋₁

- Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
- Command combinations not described in "MBM29DL16XTD/BD Command Definitions Table" are illegal.

MBM29DL161TD/BD Sector Group Protection Verify Autoselect Codes Table

	Туре		A19 to A12	A 6	A 1	Ao	A -1*1	Code (HEX)
Manufa	cture's Code		BA*3	Vıl	VıL	Vıl	VIL	04h
	MBM29DL161TD	Byte	BA*3	VIL	VIL	VIH	Vıl	36h
Device	MBMZ9DL1011D	Word	DA 9	VIL	VIL	VIH	Х	2236h
Code	e Byte		BA*3	VIL	VIL	Vih	VIL	39h
	MBM29DL161BD Word		DA 9	VIL	VIL	VIH	Х	2239h
Sector	Group Protection	•	Sector Group Addresses	VIL	VIH	VIL	VıL	01h*2

^{*1 :} A₋₁ is for Byte mode. At Byte mode, DQ₈ to DQ₁₄ are High-Z and DQ₁₅ is A₋₁, the lowest address.

Extended Autoselect Code Table

	Туре		Code	DQ ₁₅	DQ ₁₄	DQ ₁₃	DQ ₁₂	DQ ₁₁	DQ ₁₀	DQ ₉	DQ ₈	DQ ₇	DQ ₆	DQ5	DQ ₄	DQ ₃	DQ ₂	DQ ₁	DQ₀
Manufa	acturer's Code		04h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
	MBM29DL161TD	(B)*	36h	A-1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	1	0	1	1	0
Device		(W)	2236h	0	0	1	0	0	0	1	0	0	0	1	1	0	1	1	0
Code	MBM29DL161BD	(B)*	39h	A -1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	1	1	0	0	1
	INIDINIZADE 10 IPD	(W)	2239h	0	0	1	0	0	0	1	0	0	0	1	1	1	0	0	1
Sector	Group Protection		01h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

^{*:} At Byte mode, DQ8 to DQ14 are High-Z and DQ15 is A-1, the lowest address.

^{*2 :} Outputs 01h at protected sector group addresses and outputs 00h at unprotected sector group addresses.

^{*3:} When V_{ID} is applied to A₉, both Bank 1 and Bank 2 are put into Autoselect mode, which makes simultaneous operation unable to be executed. Consequently, specifying the bank address is not required. However, the bank address needs to be indicated when Autoselect mode is read out at command mode, because then it enables to activate simultaneous operation.

MBM29DL162TD/BD Sector Group Protection Verify Autoselect Codes Table

	Туре		A19 to A12	A 6	A 1	Ao	A -1*1	Code (HEX)
Manufa	cture's Code		BA*3	VIL	Vıl	VıL	VIL	04h
	MDM20DL462TD	Byte	BA*3	V.	Ma	1/	VIL	2Dh
Device	40		DA °	Vıl	VıL	ViH	Х	222Dh
Code	de Byte		BA*3	VIL	VıL	VIH	Vıl	2Eh
	MBM29DL162BD Wo		DA ³	VIL	VIL	VIH	Х	222Eh
Sector	Sector Group Protection		Sector Group Addresses	VıL	VIH	VıL	VıL	01h*2

^{*1 :} A-1 is for Byte mode. At Byte mode, DQ8 to DQ14 are High-Z and DQ15 is A-1, the lowest address.

Extended Autoselect Code Table

	Туре		Code	DQ 15	DQ ₁₄	DQ ₁₃	DQ ₁₂	DQ ₁₁	DQ ₁₀	DQ ₉	DQ ₈	DQ ₇	DQ ₆	DQ ₅	DQ ₄	DQ₃	DQ ₂	DQ ₁	DQ₀
Manufa	acturer's Code		04h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
	MBM29DL162TD	(B)*	2Dh	A -1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	0	1	1	0	1
Device		(W)	222Dh	0	0	1	0	0	0	1	0	0	0	1	0	1	1	0	1
Code	MBM29DL162BD	(B)*	2Eh	A -1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	0	1	1	1	0
	INIDIVIZADE 105PD	(W)	222Eh	0	0	1	0	0	0	1	0	0	0	1	0	1	1	1	0
Sector	Group Protection		01h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

^{*:} At Byte mode, DQ8 to DQ14 are High-Z and DQ15 is A-1, the lowest address.

^{*2 :} Outputs 01h at protected sector group addresses and outputs 00h at unprotected sector group addresses.

^{*3:} When V_{ID} is applied to A₉, both Bank 1 and Bank 2 are put into Autoselect mode, which makes simultaneous operation unable to be executed. Consequently, specifying the bank address is not required. However, the bank address needs to be indicated when Autoselect mode is read out at command mode, because then it enables to activate simultaneous operation.

MBM29DL163TD/BD Sector Group Protection Verify Autoselect Codes Table

	Туре		A19 to A12	A 6	A 1	Ao	A -1*1	Code (HEX)
Manufa	cture's Code		BA*3	Vıl	VıL	VıL	VıL	04h
	MPM20DI 162TD	Byte	BA*3	VIL	VIL	Vih	VıL	28h
Device			DA 9	VIL	VIL	VIH	Х	2228h
Code	vice		BA*3	VIL	VIL	Vih	VıL	2Bh
	MIDINIZADE 163PD	Word	DA 9	VIL	VIL	VIH	Х	222Bh
Sector	Group Protection		Sector Group Addresses	VIL	ViH	VIL	VıL	01h ⁺²

^{*1 :} A₋₁ is for Byte mode. At Byte mode, DQ₈ to DQ₁₄ are High-Z and DQ₁₅ is A₋₁, the lowest address.

Extended Autoselect Code Table

	Туре		Code	DQ ₁₅	DQ ₁₄	DQ ₁₃	DQ ₁₂	DQ ₁₁	DQ ₁₀	DQ ₉	DQ ₈	DQ ₇	DQ ₆	DQ₅	DQ ₄	DQ ₃	DQ ₂	DQ ₁	DQ₀
Manufa	cturer's Code		04h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
	MBM29DL163TD	(B)*	28h	A -1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	0	1	0	0	0
Device		(W)	2228h	0	0	1	0	0	0	1	0	0	0	1	0	1	0	0	0
Code	MBM29DL163BD	(B)*	2Bh	A -1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	0	1	0	1	1
	INIDINIZADE 163PD	(W)	222Bh	0	0	1	0	0	0	1	0	0	0	1	0	1	0	1	1
Sector	Group Protection		01h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

^{*:} At Byte mode, DQ8 to DQ14 are High-Z and DQ15 is A-1, the lowest address.

^{*2 :} Outputs 01h at protected sector group addresses and outputs 00h at unprotected sector group addresses.

^{*3:} When V_{ID} is applied to A₉, both Bank 1 and Bank 2 are put into Autoselect mode, which makes simultaneous operation unable to be executed. Consequently, specifying the bank address is not required. However, the bank address needs to be indicated when Autoselect mode is read out at command mode, because then it enables to activate simultaneous operation.

MBM29DL164TD/BD Sector Group Protection Verify Autoselect Codes Table

	Туре		A19 to A12	A 6	A 1	Ao	A -1*1	Code (HEX)
Manufa	cture's Code		BA*3	VIL	VıL	Vıl	VIL	04h
	MBM29DL164TD	Byte	BA*3	VIL	VIL	VIH	Vıl	33h
Device	WIBINIZ9DL 1641D	Word	DA ⁹	VIL	VIL	VIH	Х	2233h
Code	MBM29DL164BD	Byte	BA*3	VIL	VIL	Vih	VIL	35h
	WIBINIZ9DL 104BD	Word	DA ⁹	VIL	VIL	VIH	Х	2235h
Sector	Group Protection		Sector Group Addresses	VıL	VIH	VIL	VIL	01h*2

^{*1 :} A-1 is for Byte mode. At Byte mode, DQ8 to DQ14 are High-Z and DQ15 is A-1, the lowest address.

Extended Autoselect Code Table

	Туре		Code	DQ ₁₅	DQ ₁₄	DQ ₁₃	DQ ₁₂	DQ ₁₁	DQ ₁₀	DQ ₉	DQ8	DQ ₇	DQ ₆	DQ₅	DQ4	DQ ₃	DQ ₂	DQ ₁	DQ₀
Manufa	cturer's Code		04h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
	MBM29DL164TD	(B)*	33h	A-1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	1	0	0	1	1
Device		(W)	2233h	0	0	1	0	0	0	1	0	0	0	1	1	0	0	1	1
Code	MPM20DI 164DD	(B)*	35h	A-1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	1	0	1	0	1
	MBM29DL164BD (W		2235h	0	0	1	0	0	0	1	0	0	0	1	1	0	1	0	1
Sector	Group Protection		01h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

^{*:} At Byte mode, DQ8 to DQ14 are High-Z and DQ15 is A-1, the lowest address.

^{*2 :} Outputs 01h at protected sector group addresses and outputs 00h at unprotected sector group addresses.

^{*3:} When V_{ID} is applied to A₉, both Bank 1 and Bank 2 are put into Autoselect mode, which makes simultaneous operation unable to be executed. Consequently, specifying the bank address is not required. However, the bank address needs to be indicated when Autoselect mode is read out at command mode, because then it enables to activate simultaneous operation.

■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

Sector Address Table (MBM29DL161TD)

Bank Sector			Sec	tor A	Addr	ess			Sector			
Bank	Sector	E	3ank							Size (Kbytes/ Kwords)	(×8) Address Range	(×16) Address Range
		A 19	A 18	A 17	A 16		A 14	A 13		-		-
	SA0	0	0	0	0	0	Х	Х	Х	64/32	000000h to 00FFFFh	000000h to 007FFFh
	SA1	0	0	0	0	1	X	Х	X	64/32	010000h to 01FFFFh	008000h to 00FFFFh
	SA2	0	0	0	1	0	Χ	Χ	Χ	64/32	020000h to 02FFFFh	010000h to 017FFFh
	SA3	0	0	0	1	1	Х	Х	Χ	64/32	030000h to 03FFFFh	018000h to 01FFFFh
	SA4	0	0	1	0	0	Х	Х	Χ	64/32	040000h to 04FFFFh	020000h to 027FFFh
	SA5	0	0	1	0	1	Χ	Х	Χ	64/32	050000h to 05FFFFh	028000h to 02FFFFh
	SA6	0	0	1	1	0	Χ	Х	Χ	64/32	060000h to 06FFFFh	030000h to 037FFFh
	SA7	0	0	1	1	1	Χ	Χ	Χ	64/32	070000h to 07FFFFh	038000h to 03FFFFh
	SA8	0	1	0	0	0	Χ	Χ	Χ	64/32	080000h to 08FFFFh	040000h to 047FFFh
	SA9	0	1	0	0	1	Χ	Χ	Χ	64/32	090000h to 09FFFFh	048000h to 04FFFFh
	SA10	0	1	0	1	0	Х	Х	Х	64/32	0A0000h to 0AFFFFh	050000h to 057FFFh
	SA11	0	1	0	1	1	Χ	Χ	Χ	64/32	0B0000h to 0BFFFFh	058000h to 05FFFFh
	SA12	0	1	1	0	0	Х	Х	Х	64/32	0C0000h to 0CFFFFh	060000h to 067FFFh
	SA13	0	1	1	0	1	Х	Х	Х	64/32	0D0000h to 0DFFFFh	068000h to 06FFFFh
	SA14	0	1	1	1	0	Х	Х	Х	64/32	0E0000h to 0EFFFFh	070000h to 077FFFh
Bank 2	SA15	0	1	1	1	1	Х	Х	Х	64/32	0F0000h to 0FFFFFh	078000h to 07FFFFh
	SA16	1	0	0	0	0	Х	Х	Х	64/32	100000h to 10FFFFh	080000h to 087FFFh
	SA17	1	0	0	0	1	Х	Х	Х	64/32	110000h to 11FFFFh	088000h to 08FFFFh
	SA18	1	0	0	1	0	Х	Х	Х	64/32	120000h to 12FFFFh	090000h to 097FFFh
	SA19	1	0	0	1	1	Х	Х	Х	64/32	130000h to 13FFFFh	098000h to 09FFFFh
	SA20	1	0	1	0	0	Х	Х	Х	64/32	140000h to 14FFFFh	0A0000h to 0A7FFFh
	SA21	1	0	1	0	1	Х	Х	Х	64/32	150000h to 15FFFFh	0A8000h to 0AFFFFh
	SA22	1	0	1	1	0	Х	Х	Х	64/32	160000h to 16FFFFh	0B0000h to 0B7FFFh
	SA23	1	0	1	1	1	Х	Х	Х	64/32	170000h to 17FFFFh	0B8000h to 0BFFFFh
	SA24	1	1	0	0	0	Х	Х	Х	64/32	180000h to 18FFFFh	0C0000h to 0C7FFFh
	SA25	1	1	0	0	1	Х	Х	Х	64/32	190000h to 19FFFFh	0C8000h to 0CFFFFh
	SA26	1	1	0	1	0	Х	Х	Х	64/32	1A0000h to 1AFFFFh	0D0000h to 0D7FFFh
	SA27	1	1	0	1	1	Х	Х	Х	64/32	1B0000h to 1BFFFFh	0D8000h to 0DFFFFh
	SA28	1	1	1	0	0	Х	Х	Х	64/32	1C0000h to 1CFFFFh	0E0000h to 0E7FFFh
	SA29	1	1	1	0	1	Х	Х	Х	64/32	1D0000h to 1DFFFFh	0E8000h to 0EFFFFh
	SA30	1	1	1	1	0	Х	Х	Χ	64/32	1E0000h to 1EFFFFh	0F0000h to 0F7FFFh
	SA31	1	1	1	1	1	0	0	0	8/4	1F0000h to 1F1FFFh	0F8000h to 0F8FFFh
	SA32	1	1	1	1	1	0	0	1	8/4	1F2000h to 1F3FFFh	0F9000h to 0F9FFFh
	SA33	1	1	1	1	1	0	1	0	8/4	1F4000h to 1F5FFFh	0FA000h to 0FAFFFh
	SA34	1	1	1	1	1	0	1	1	8/4	1F6000h to 1F7FFFh	0FB000h to 0FBFFFh
Bank 1	SA35	1	1	1	1	1	1	0	0	8/4	1F8000h to 1F9FFFh	0FC000h to 0FCFFFh
	SA36	1	1	1	1	1	1	0	1	8/4	1FA000h to 1FBFFFh	0FD000h to 0FDFFFh
	SA37	1	1	1	1	1	1	1	0	8/4	1FC000h to 1FDFFFh	0FE000h to 0FEFFFh
	SA38	1	1	1	1	1	1	1	1	8/4	1FE000h to 1FFFFFh	0FF000h to 0FFFFFh
	UASU	'	'	ı	ı	_ '	- 1	ı	ı	U/ T	11 20001110 11 1 1 1 1 1	01100011001111111

Note: The address range is A₁₉: A₋₁ if in byte mode ($\overline{\text{BYTE}} = \text{V}_{\text{IL}}$). The address range is A₁₉: A₀ if in word mode ($\overline{\text{BYTE}} = \text{V}_{\text{IH}}$)

Sector Address Table (MBM29DL161BD)

				Sec	tor A	Addr	ess			Sector		
Bank	Sector	E	3ank		dress					Size	(×8) Address Range	(×16) Address Range
		A 19		A 17		A 15	A 14	A 13	A 12	(Kbytes/ Kwords)	Address Range	Address Range
	SA38	1	1	1	1	1	Х	Х	Х	64/32	1F0000h to 1FFFFFh	0F8000h to 0FFFFh
	SA37	1	1	1	1	0	Χ	Χ	Χ	64/32	1E0000h to 1EFFFFh	0F0000h to 0F7FFFh
	SA36	1	1	1	0	1	Χ	Χ	Χ	64/32	1D0000h to 1DFFFFh	0E8000h to 0EFFFFh
	SA35	1	1	1	0	0	Х	Х	Χ	64/32	1C0000h to 1CFFFFh	0E0000h to 0E7FFh
	SA34	1	1	0	1	1	Х	Х	Χ	64/32	1B0000h to 1BFFFFh	0D8000h to 0DFFFFh
	SA33	1	1	0	1	0	Х	Х	Х	64/32	1A0000h to 1AFFFFh	0D0000h to 0D7FFFh
	SA32	1	1	0	0	1	Х	Х	Χ	64/32	190000h to 19FFFFh	0C8000h to 0CFFFFh
	SA31	1	1	0	0	0	Х	Х	Χ	64/32	180000h to 18FFFFh	0C0000h to 0C7FFFh
	SA30	1	0	1	1	1	Х	Х	Χ	64/32	170000h to 17FFFFh	0B8000h to 0BFFFFh
	SA29	1	0	1	1	0	Х	Х	Χ	64/32	160000h to 16FFFFh	0B0000h to 0B7FFFh
	SA28	1	0	1	0	1	Х	Х	Χ	64/32	150000h to 15FFFFh	0A8000h to 0AFFFFh
	SA27	1	0	1	0	0	Х	Х	Χ	64/32	140000h to 14FFFFh	0A0000h to 0A7FFFh
	SA26	1	0	0	1	1	Χ	Χ	Х	64/32	130000h to 13FFFFh	098000h to 09FFFFh
	SA25	1	0	0	1	0	Χ	Χ	Х	64/32	120000h to 12FFFFh	090000h to 097FFFh
	SA24	1	0	0	0	Χ	Χ	Χ	Х	64/32	110000h to 11FFFFh	088000h to 08FFFFh
Bank 2	SA23	1	0	0	0	0	Χ	Χ	Χ	64/32	100000h to 10FFFFh	080000h to 087FFFh
	SA22	0	1	1	1	1	Х	Х	Χ	64/32	0F0000h to 0FFFFFh	078000h to 07FFFFh
	SA21	0	1	1	1	0	Х	Х	Χ	64/32	0E0000h to 0EFFFFh	070000h to 077FFFh
	SA20	0	1	1	0	1	Х	Х	Χ	64/32	0D0000h to 0DFFFFh	068000h to 06FFFFh
	SA19	0	1	1	0	0	Х	Х	Χ	64/32	0C0000h to 0CFFFFh	060000h to 067FFFh
	SA18	0	1	0	1	1	Χ	Χ	Х	64/32	0B0000h to 0BFFFFh	058000h to 05FFFFh
	SA17	0	1	0	1	0	Χ	Χ	Χ	64/32	0A0000h to 0AFFFFh	050000h to 057FFFh
	SA16	0	1	0	0	1	Χ	Χ	Χ	64/32	090000h to 09FFFFh	048000h to 04FFFFh
	SA15	0	1	0	0	0	Χ	Χ	Χ	64/32	080000h to 08FFFFh	040000h to 047FFFh
	SA14	0	0	1	1	1	Χ	Χ	Х	64/32	070000h to 07FFFFh	038000h to 03FFFFh
	SA13	0	0	1	1	0	Χ	Χ	Х	64/32	060000h to 06FFFFh	030000h to 037FFFh
	SA12	0	0	1	0	1	Χ	Χ	Х	64/32	050000h to 05FFFFh	028000h to 02FFFFh
	SA11	0	0	1	0	0	Χ	Χ	Х	64/32	040000h to 04FFFFh	020000h to 027FFFh
	SA10	0	0	0	1	1	Χ	Χ	Χ	64/32	030000h to 03FFFFh	018000h to 01FFFFh
	SA9	0	0	0	1	0	Χ	Χ	Х	64/32	020000h to 02FFFFh	010000h to 017FFFh
	SA8	0	0	0	0	1	Х	Х	Х	64/32	010000h to 01FFFFh	008000h to 00FFFFh
	SA7	0	0	0	0	0	1	1	1	8/4	00E000h to 00FFFFh	007000h to 007FFFh
	SA6	0	0	0	0	0	1	1	0	8/4	00C000h to 00DFFFh	006000h to 006FFFh
	SA5	0	0	0	0	0	1	0	1	8/4	00A000h to 00BFFFh	005000h to 005FFFh
Book 4	SA4	0	0	0	0	0	1	0	0	8/4	008000h to 009FFFh	004000h to 004FFFh
Bank 1	SA3	0	0	0	0	0	0	1	1	8/4	006000h to 007FFFh	003000h to 003FFFh
	SA2	0	0	0	0	0	0	1	0	8/4	004000h to 005FFFh	002000h to 002FFFh
	SA1	0	0	0	0	0	0	0	1	8/4	002000h to 003FFFh	001000h to 001FFFh
	SA0	0	0	0	0	0	0	0	0	8/4	000000h to 001FFFh	000000h to 000FFFh

Note: The address range is A_{19} : A_{-1} if in byte mode ($\overline{\mbox{BYTE}} = \mbox{V}_{IL}$). The address range is A_{19} : A_0 if in word mode ($\overline{\mbox{BYTE}} = \mbox{V}_{IH}$).

Sector Address Table (MBM29DL162TD)

				Sec	tor /	Addr	ess			Sector		
Bank	Sector		Bank ddre							Size (Kbytes/	(×8) Address Range	(×16) Address Range
		A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Řwórds)		
	SA0	0	0	0	0	0	Х	Х	Χ	64/32	000000h to 00FFFFh	000000h to 007FFFh
	SA1	0	0	0	0	1	Х	Х	Х	64/32	010000h to 01FFFFh	008000h to 00FFFFh
	SA2	0	0	0	1	0	Х	Х	Х	64/32	020000h to 02FFFFh	010000h to 017FFFh
	SA3	0	0	0	1	1	Х	Х	Х	64/32	030000h to 03FFFFh	018000h to 01FFFFh
	SA4	0	0	1	0	0	Х	Х	Х	64/32	040000h to 04FFFFh	020000h to 027FFFh
	SA5	0	0	1	0	1	Х	Х	Х	64/32	050000h to 05FFFFh	028000h to 02FFFFh
	SA6	0	0	1	1	0	Х	Х	Х	64/32	060000h to 06FFFFh	030000h to 037FFFh
	SA7	0	0	1	1	1	Χ	Χ	Х	64/32	070000h to 07FFFFh	038000h to 03FFFFh
	SA8	0	1	0	0	0	Χ	Χ	Х	64/32	080000h to 08FFFFh	040000h to 047FFFh
	SA9	0	1	0	0	1	Χ	Χ	Х	64/32	090000h to 09FFFFh	048000h to 04FFFFh
	SA10	0	1	0	1	0	Χ	Χ	Х	64/32	0A0000h to 0AFFFFh	050000h to 057FFFh
	SA11	0	1	0	1	1	Χ	Χ	Х	64/32	0B0000h to 0BFFFFh	058000h to 05FFFFh
	SA12	0	1	1	0	0	Χ	Χ	Х	64/32	0C0000h to 0CFFFFh	060000h to 067FFFh
Bank 2	SA13	0	1	1	0	1	Χ	Χ	Х	64/32	0D0000h to 0DFFFFh	068000h to 06FFFFh
Dalik Z	SA14	0	1	1	1	0	Χ	Χ	Х	64/32	0E0000h to 0EFFFFh	070000h to 077FFFh
	SA15	0	1	1	1	1	Χ	Χ	Х	64/32	0F0000h to 0FFFFh	078000h to 07FFFFh
	SA16	1	0	0	0	0	Χ	Χ	Х	64/32	100000h to 10FFFFh	080000h to 087FFFh
	SA17	1	0	0	0	1	Χ	Χ	Х	64/32	110000h to 11FFFFh	088000h to 08FFFFh
	SA18	1	0	0	1	0	Χ	Χ	Х	64/32	120000h to 12FFFFh	090000h to 097FFFh
	SA19	1	0	0	1	1	Χ	Χ	Х	64/32	130000h to 13FFFFh	098000h to 09FFFFh
	SA20	1	0	1	0	0	Χ	Χ	Χ	64/32	140000h to 14FFFFh	0A0000h to 0A7FFFh
	SA21	1	0	1	0	1	Χ	Χ	Х	64/32	150000h to 15FFFFh	0A8000h to 0AFFFFh
	SA22	1	0	1	1	0	Χ	Χ	Х	64/32	160000h to 16FFFFh	0B0000h to 0B7FFFh
	SA23	1	0	1	1	1	Χ	Χ	Х	64/32	170000h to 17FFFFh	0B8000h to 0BFFFFh
	SA24	1	1	0	0	0	Χ	Χ	Х	64/32	180000h to 18FFFFh	0C0000h to 0C7FFFh
	SA25	1	1	0	0	1	Χ	Χ	Х	64/32	190000h to 19FFFFh	0C8000h to 0CFFFFh
	SA26	1	1	0	1	0	Χ	Χ	Χ	64/32	1A0000h to 1AFFFFh	0D0000h to 0D7FFFh
	SA27	1	1	0	1	1	Χ	Χ	Х	64/32	1B0000h to 1BFFFFh	0D8000h to 0DFFFFh
	SA28	1	1	1	0	0	Χ	Χ	Χ	64/32	1C0000h to 1CFFFFh	0E0000h to 0E7FFFh
	SA29	1	1	1	0	1	Χ	Χ	Χ	64/32	1D0000h to 1DFFFFh	0E8000h to 0EFFFFh
	SA30	1	1	1	1	0	Χ	Χ	Χ	64/32	1E0000h to 1EFFFFh	0F0000h to 0F7FFFh
	SA31	1	1	1	1	1	0	0	0	8/4	1F0000h to 1F1FFFh	0F8000h to 0F8FFFh
	SA32	1	1	1	1	1	0	0	1	8/4	1F2000h to 1F3FFFh	0F9000h to 0F9FFFh
Bank 1	SA33	1	1	1	1	1	0	1	0	8/4	1F4000h to 1F5FFFh	0FA000h to 0FAFFFh
	SA34	1	1	1	1	1	0	1	1	8/4	1F6000h to 1F7FFFh	0FB000h to 0FBFFFh
	SA35	1	1	1	1	1	1	0	0	8/4	1F8000h to 1F9FFFh	0FC000h to 0FCFFFh
	SA36	1	1	1	1	1	1	0	1	8/4	1FA000h to 1FBFFFh	0FD000h to 0FDFFFh
	SA37	1	1	1	1	1	1	1	0	8/4	1FC000h to 1FDFFFh	0FE000h to 0FEFFFh
	SA38	1	1	1	1	1	1	1	1	8/4	1FE000h to 1FFFFFh	0FF000h to 0FFFFh

Note: The address range is A₁₉: A₋₁ if in byte mode ($\overline{\text{BYTE}} = \text{V}_{\text{IL}}$). The address range is A₁₉: A₀ if in word mode ($\overline{\text{BYTE}} = \text{V}_{\text{IH}}$)

Sector Address Table (MBM29DL162BD)

				Sec	tor /	∆ddr	PSS			•	,	
Bank	Sector	Ac	Bank ddre:	(7.01 7	Tuui	000			Sector Size (Kbytes/ Kwords)	(×8) Address Range	(×16) Address Range
	·	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Kworas)		
	SA38	1	1	1	1	1	Х	Х	Х	64/32	1F0000h to 1FFFFFh	0F8000h to 0FFFFh
	SA37	1	1	1	1	0	Χ	Х	Х	64/32	1E0000h to 1EFFFFh	0F0000h to 0F7FFFh
	SA36	1	1	1	0	1	Χ	Х	Χ	64/32	1D0000h to 1DFFFFh	0E8000h to 0EFFFFh
	SA35	1	1	1	0	0	Χ	Х	Χ	64/32	1C0000h to 1CFFFFh	0E0000h to 0E7FFFh
	SA34	1	1	0	1	1	Χ	Χ	Χ	64/32	1B0000h to 1BFFFFh	0D8000h to 0DFFFFh
	SA33	1	1	0	1	0	Χ	Χ	Χ	64/32	1A0000h to 1AFFFFh	0D0000h to 0D7FFFh
	SA32	1	1	0	0	1	Χ	Χ	Х	64/32	190000h to 19FFFFh	0C8000h to 0CFFFFh
	SA31	1	1	0	0	0	Χ	Х	Χ	64/32	180000h to 18FFFFh	0C0000h to 0C7FFFh
	SA30	1	0	1	1	1	Χ	Χ	Χ	64/32	170000h to 17FFFFh	0B8000h to 0BFFFFh
	SA29	1	0	1	1	0	Х	Х	Х	64/32	160000h to 16FFFFh	0B0000h to 0B7FFFh
	SA28	1	0	1	0	1	Х	Х	Х	64/32	150000h to 15FFFFh	0A8000h to 0AFFFFh
	SA27	1	0	1	0	0	Х	Х	Х	64/32	140000h to 14FFFFh	0A0000h to 0A7FFFh
	SA26	1	0	0	1	1	Х	Х	Х	64/32	130000h to 13FFFFh	098000h to 09FFFFh
-	SA25	1	0	0	1	0	Х	Х	Х	64/32	120000h to 12FFFFh	090000h to 097FFFh
Bank 2	SA24	1	0	0	0	Х	Х	Х	Х	64/32	110000h to 11FFFFh	088000h to 08FFFFh
	SA23	1	0	0	0	0	Х	Х	Х	64/32	100000h to 10FFFFh	080000h to 087FFFh
	SA22	0	1	1	1	1	Х	Х	Х	64/32	0F0000h to 0FFFFh	078000h to 07FFFFh
	SA21	0	1	1	1	0	Х	Х	Х	64/32	0E0000h to 0EFFFFh	070000h to 077FFFh
	SA20	0	1	1	0	1	Х	Х	Х	64/32	0D0000h to 0DFFFFh	068000h to 06FFFFh
	SA19	0	1	1	0	0	Х	Х	Х	64/32	0C0000h to 0CFFFFh	060000h to 067FFFh
	SA18	0	1	0	1	1	Х	Х	Х	64/32	0B0000h to 0BFFFFh	058000h to 05FFFFh
	SA17	0	1	0	1	0	Х	Х	Х	64/32	0A0000h to 0AFFFFh	050000h to 057FFFh
	SA16	0	1	0	0	1	Х	Х	Х	64/32	090000h to 09FFFFh	048000h to 04FFFFh
	SA15	0	1	0	0	0	Х	Х	Х	64/32	080000h to 08FFFFh	040000h to 047FFFh
	SA14	0	0	1	1	1	Х	Х	Х	64/32	070000h to 07FFFFh	038000h to 03FFFFh
	SA13	0	0	1	1	0	Х	Х	Х	64/32	060000h to 06FFFFh	030000h to 037FFFh
	SA12	0	0	1	0	1	Х	Х	Х	64/32	050000h to 05FFFFh	028000h to 02FFFFh
	SA11	0	0	1	0	0	Х	Х	Х	64/32	040000h to 04FFFFh	020000h to 027FFFh
	SA10	0	0	0	1	1	Х	Х	Х	64/32	030000h to 03FFFFh	018000h to 01FFFFh
	SA9	0	0	0	1	0	Х	Х	Х	64/32	020000h to 02FFFFh	010000h to 017FFFh
	SA8	0	0	0	0	1	Х	Х	Х	64/32	010000h to 01FFFFh	008000h to 00FFFFh
	SA7	0	0	0	0	0	1	1	1	8/4	00E000h to 00FFFFh	007000h to 007FFFh
,	SA6	0	0	0	0	0	1	1	0	8/4	00C000h to 00DFFFh	006000h to 006FFFh
Bank 1	SA5	0	0	0	0	0	1	0	1	8/4	00A000h to 00BFFFh	005000h to 005FFFh
,	SA4	0	0	0	0	0	1	0	0	8/4	008000h to 009FFFh	004000h to 004FFFh
,	SA3	0	0	0	0	0	0	1	1	8/4	006000h to 007FFFh	003000h to 003FFFh
,	SA2	0	0	0	0	0	0	1	0	8/4	004000h to 005FFFh	002000h to 002FFFh
,	SA1	0	0	0	0	0	0	0	1	8/4	002000h to 003FFFh	001000h to 001FFFh
,	SA0	0	0	0	0	0	0	0	0	8/4	000000h to 001FFFh	000000h to 000FFFh

Note: The address range is A_{19} : A_{-1} if in byte mode ($\overline{\mbox{BYTE}} = \mbox{V}_{IL}$). The address range is A_{19} : A_0 if in word mode ($\overline{\mbox{BYTE}} = \mbox{V}_{IH}$).

Sector Address Table (MBM29DL163TD)

				Sec	tor /	Addr	ess			Sector		
Bank	Sector	В	Α							Size (Khytes/	(×8) Address Range	(×16) Address Range
		A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	(Kbytes/ Kwords)	Address Nange	Address Nange
	SA0	0	0	0	0	0	Х	Х	Х	64/32	000000h to 00FFFFh	000000h to 007FFFh
	SA1	0	0	0	0	1	Χ	Χ	Χ	64/32	010000h to 01FFFFh	008000h to 00FFFFh
	SA2	0	0	0	1	0	Х	Х	Х	64/32	020000h to 02FFFFh	010000h to 017FFFh
	SA3	0	0	0	1	1	Χ	Χ	Χ	64/32	030000h to 03FFFFh	018000h to 01FFFFh
	SA4	0	0	1	0	0	Х	Х	Χ	64/32	040000h to 04FFFFh	020000h to 027FFFh
	SA5	0	0	1	0	1	Х	Х	Χ	64/32	050000h to 05FFFFh	028000h to 02FFFFh
	SA6	0	0	1	1	0	Χ	Χ	Χ	64/32	060000h to 06FFFFh	030000h to 037FFFh
	SA7	0	0	1	1	1	Χ	Χ	Χ	64/32	070000h to 07FFFFh	038000h to 03FFFFh
	SA8	0	1	0	0	0	Χ	Χ	Χ	64/32	080000h to 08FFFFh	040000h to 047FFFh
	SA9	0	1	0	0	1	Х	Х	Х	64/32	090000h to 09FFFFh	048000h to 04FFFFh
	SA10	0	1	0	1	0	Х	Х	Х	64/32	0A0000h to 0AFFFFh	050000h to 057FFFh
Bank 2	SA11	0	1	0	1	1	Х	Х	Х	64/32	0B0000h to 0BFFFFh	058000h to 05FFFFh
Dank 2	SA12	0	1	1	0	0	Х	Х	Х	64/32	0C0000h to 0CFFFFh	060000h to 067FFFh
	SA13	0	1	1	0	1	Х	Х	Х	64/32	0D0000h to 0DFFFFh	068000h to 06FFFFh
	SA14	0	1	1	1	0	Х	Х	Х	64/32	0E0000h to 0EFFFFh	070000h to 077FFFh
	SA15	0	1	1	1	1	Х	Х	Х	64/32	0F0000h to 0FFFFFh	078000h to 07FFFFh
	SA16	1	0	0	0	0	Х	Х	Х	64/32	100000h to 10FFFFh	080000h to 087FFFh
	SA17	1	0	0	0	1	Х	Х	Х	64/32	110000h to 11FFFFh	088000h to 08FFFFh
	SA18	1	0	0	1	0	Χ	Χ	Χ	64/32	120000h to 12FFFFh	090000h to 097FFFh
	SA19	1	0	0	1	1	Х	Х	Х	64/32	130000h to 13FFFFh	098000h to 09FFFFh
	SA20	1	0	1	0	0	Χ	Χ	Χ	64/32	140000h to 14FFFFh	0A0000h to 0A7FFFh
	SA21	1	0	1	0	1	Χ	Х	Χ	64/32	150000h to 15FFFFh	0A8000h to 0AFFFFh
	SA22	1	0	1	1	0	Χ	Χ	Χ	64/32	160000h to 16FFFFh	0B0000h to 0B7FFFh
	SA23	1	0	1	1	1	Χ	Χ	Χ	64/32	170000h to 17FFFFh	0B8000h to 0BFFFFh
	SA24	1	1	0	0	0	Х	Х	Х	64/32	180000h to 18FFFFh	0C0000h to 0C7FFFh
	SA25	1	1	0	0	1	Х	Х	Χ	64/32	190000h to 19FFFFh	0C8000h to 0CFFFFh
	SA26	1	1	0	1	0	Χ	Χ	Χ	64/32	1A0000h to 1AFFFFh	0D0000h to 0D7FFFh
	SA27	1	1	0	1	1	Χ	Χ	Χ	64/32	1B0000h to 1BFFFFh	0D8000h to 0DFFFFh
	SA28	1	1	1	0	0	Χ	Χ	Χ	64/32	1C0000h to 1CFFFFh	0E0000h to 0E7FFFh
	SA29	1	1	1	0	1	Х	Х	Х	64/32	1D0000h to 1DFFFFh	0E8000h to 0EFFFFh
	SA30	1	1	1	1	0	Х	Х	Х	64/32	1E0000h to 1EFFFFh	0F0000h to 0F7FFFh
Bank 1	SA31	1	1	1	1	1	0	0	0	8/4	1F0000h to 1F1FFFh	0F8000h to 0F8FFFh
	SA32	1	1	1	1	1	0	0	1	8/4	1F2000h to 1F3FFFh	0F9000h to 0F9FFFh
	SA33	1	1	1	1	1	0	1	0	8/4	1F4000h to 1F5FFFh	0FA000h to 0FAFFFh
	SA34	1	1	1	1	1	0	1	1	8/4	1F6000h to 1F7FFFh	0FB000h to 0FBFFFh
	SA35	1	1	1	1	1	1	0	0	8/4	1F8000h to 1F9FFFh	0FC000h to 0FCFFFh
	SA36	1	1	1	1	1	1	0	1	8/4	1FA000h to 1FBFFFh	0FD000h to 0FDFFFh
	SA37	1	1	1	1	1	1	1	0	8/4	1FC000h to 1FDFFFh	0FE000h to 0FEFFFh
	SA38	1	1	1	1	1	1	1	1	8/4	1FE000h to 1FFFFFh	0FF000h to 0FFFFh

BA: Bank Address

Note: The address range is A₁₉: A₋₁ if in byte mode ($\overline{\text{BYTE}} = \text{V}_{\text{IL}}$). The address range is A₁₉: A₀ if in word mode ($\overline{\text{BYTE}} = \text{V}_{\text{IH}}$)

Sector Address Table (MBM29DL163BD)

				Sec	tor A	Addr	ess			Sector		
Bank	Sector	В	Α							Size (Kbytes/ Kwords)	(×8) Address Range	(×16) Address Range
		A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Kwords)	Address Nange	Address Nange
	SA38	1	1	1	1	1	Х	Х	Χ	64/32	1F0000h to 1FFFFh	0F8000h to 0FFFFh
	SA37	1	1	1	1	0	Χ	Χ	Χ	64/32	1E0000h to 1EFFFFh	0F0000h to 0F7FFFh
	SA36	1	1	1	0	1	Χ	Χ	Х	64/32	1D0000h to 1DFFFFh	0E8000h to 0EFFFFh
	SA35	1	1	1	0	0	Χ	Χ	Χ	64/32	1C0000h to 1CFFFFh	0E0000h to 0E7FFh
	SA34	1	1	0	1	1	Χ	Χ	Χ	64/32	1B0000h to 1BFFFFh	0D8000h to 0DFFFFh
	SA33	1	1	0	1	0	Χ	Χ	Χ	64/32	1A0000h to 1AFFFFh	0D0000h to 0D7FFFh
	SA32	1	1	0	0	1	Χ	Χ	Χ	64/32	190000h to 19FFFFh	0C8000h to 0CFFFFh
	SA31	1	1	0	0	0	Χ	Χ	Χ	64/32	180000h to 18FFFFh	0C0000h to 0C7FFFh
	SA30	1	0	1	1	1	Χ	Χ	Χ	64/32	170000h to 17FFFFh	0B8000h to 0BFFFFh
	SA29	1	0	1	1	0	Χ	Χ	Χ	64/32	160000h to 16FFFFh	0B0000h to 0B7FFFh
	SA28	1	0	1	0	1	Χ	Χ	Х	64/32	150000h to 15FFFFh	0A8000h to 0AFFFFh
Bank 2	SA27	1	0	1	0	0	Χ	Χ	Х	64/32	140000h to 14FFFFh	0A0000h to 0A7FFFh
Dank 2	SA26	1	0	0	1	1	Χ	Χ	Х	64/32	130000h to 13FFFFh	098000h to 09FFFFh
	SA25	1	0	0	1	0	Х	Х	Х	64/32	120000h to 12FFFFh	090000h to 097FFFh
	SA24	1	0	0	0	Χ	Χ	Χ	Х	64/32	110000h to 11FFFFh	088000h to 08FFFFh
	SA23	1	0	0	0	0	Χ	Χ	Х	64/32	100000h to 10FFFFh	080000h to 087FFFh
	SA22	0	1	1	1	1	Χ	Χ	Х	64/32	0F0000h to 0FFFFFh	078000h to 07FFFFh
	SA21	0	1	1	1	0	Х	Х	Х	64/32	0E0000h to 0EFFFFh	070000h to 077FFFh
	SA20	0	1	1	0	1	Χ	Χ	Χ	64/32	0D0000h to 0DFFFFh	068000h to 06FFFFh
	SA19	0	1	1	0	0	Χ	Χ	Χ	64/32	0C0000h to 0CFFFFh	060000h to 067FFFh
	SA18	0	1	0	1	1	Χ	Χ	Χ	64/32	0B0000h to 0BFFFFh	058000h to 05FFFFh
	SA17	0	1	0	1	0	Х	Χ	Х	64/32	0A0000h to 0AFFFFh	050000h to 057FFFh
	SA16	0	1	0	0	1	Х	Х	Х	64/32	090000h to 09FFFFh	048000h to 04FFFFh
	SA15	0	1	0	0	0	Χ	Χ	Χ	64/32	080000h to 08FFFFh	040000h to 047FFFh
	SA14	0	0	1	1	1	Х	Х	Х	64/32	070000h to 07FFFFh	038000h to 03FFFFh
	SA13	0	0	1	1	0	Х	Χ	Х	64/32	060000h to 06FFFFh	030000h to 037FFFh
	SA12	0	0	1	0	1	Х	Х	Χ	64/32	050000h to 05FFFFh	028000h to 02FFFFh
	SA11	0	0	1	0	0	Χ	Χ	Χ	64/32	040000h to 04FFFFh	020000h to 027FFFh
	SA10	0	0	0	1	1	Х	Х	Χ	64/32	030000h to 03FFFFh	018000h to 01FFFFh
	SA9	0	0	0	1	0	Х	Χ	Χ	64/32	020000h to 02FFFFh	010000h to 017FFFh
	SA8	0	0	0	0	1	Χ	Χ	Χ	64/32	010000h to 01FFFFh	008000h to 00FFFFh
Bank 1	SA7	0	0	0	0	0	1	1	1	8/4	00E000h to 00FFFFh	007000h to 007FFFh
	SA6	0	0	0	0	0	1	1	0	8/4	00C000h to 00DFFFh	006000h to 006FFFh
	SA5	0	0	0	0	0	1	0	1	8/4	00A000h to 00BFFFh	005000h to 005FFFh
	SA4	0	0	0	0	0	1	0	0	8/4	008000h to 009FFFh	004000h to 004FFFh
	SA3	0	0	0	0	0	0	1	1	8/4	006000h to 007FFFh	003000h to 003FFFh
	SA2	0	0	0	0	0	0	1	0	8/4	004000h to 005FFFh	002000h to 002FFFh
	SA1	0	0	0	0	0	0	0	1	8/4	002000h to 003FFFh	001000h to 001FFFh
	SA0	0	0	0	0	0	0	0	0	8/4	000000h to 001FFFh	000000h to 000FFFh

BA: Bank Address

Note: The address range is A₁₉: A₋₁ if in byte mode ($\overline{\text{BYTE}} = \text{V}_{\text{IL}}$). The address range is A₁₉: A₀ if in word mode ($\overline{\text{BYTE}} = \text{V}_{\text{IH}}$).

Sector Address Table (MBM29DL164TD)

				Sec	tor A	Addr	ess			Sector		
Bank	Sector	ВА								Size (Kbvtes/	(×8) Address Range	(×16) Address Range
		A 19	A 18	A 17	A 16	A 15	A 14			(Kbytes/ Kwords)	r talan ooo r talingo	r ta an occ r tamigo
	SA0	0	0	0	0	0	Х	Х	Χ	64/32	000000h to 00FFFFh	000000h to 007FFFh
	SA1	0	0	0	0	1	Х	Х	Χ	64/32	010000h to 01FFFFh	008000h to 00FFFFh
	SA2	0	0	0	1	0	Х	Х	Χ	64/32	020000h to 02FFFFh	010000h to 017FFFh
	SA3	0	0	0	1	1	Х	Х	Χ	64/32	030000h to 03FFFFh	018000h to 01FFFFh
	SA4	0	0	1	0	0	Х	Х	Χ	64/32	040000h to 04FFFFh	020000h to 027FFFh
	SA5	0	0	1	0	1	Х	Х	Χ	64/32	050000h to 05FFFFh	028000h to 02FFFFh
	SA6	0	0	1	1	0	Х	Х	Χ	64/32	060000h to 06FFFFh	030000h to 037FFFh
Bank 2	SA7	0	0	1	1	1	Х	Х	Χ	64/32	070000h to 07FFFFh	038000h to 03FFFFh
Dalik Z	SA8	0	1	0	0	0	Х	Х	Χ	64/32	080000h to 08FFFFh	040000h to 047FFFh
	SA9	0	1	0	0	1	Χ	Χ	Χ	64/32	090000h to 09FFFFh	048000h to 04FFFFh
	SA10	0	1	0	1	0	Χ	Χ	Χ	64/32	0A0000h to 0AFFFFh	050000h to 057FFFh
	SA11	0	1	0	1	1	Χ	Χ	Χ	64/32	0B0000h to 0BFFFFh	058000h to 05FFFFh
	SA12	0	1	1	0	0	Χ	Χ	Χ	64/32	0C0000h to 0CFFFh	060000h to 067FFFh
	SA13	0	1	1	0	1	Χ	Χ	Χ	64/32	0D0000h to 0DFFFFh	068000h to 06FFFFh
	SA14	0	1	1	1	0	Χ	Χ	Χ	64/32	0E0000h to 0EFFFFh	070000h to 077FFFh
	SA15	0	1	1	1	1	Χ	Χ	Χ	64/32	0F0000h to 0FFFFFh	078000h to 07FFFFh
	SA16	1	0	0	0	0	Χ	Χ	Χ	64/32	100000h to 10FFFFh	080000h to 087FFFh
	SA17	1	0	0	0	1	Χ	Χ	Χ	64/32	110000h to 11FFFFh	088000h to 08FFFFh
	SA18	1	0	0	1	0	Χ	Χ	Χ	64/32	120000h to 12FFFFh	090000h to 097FFFh
	SA19	1	0	0	1	1	Χ	Χ	Χ	64/32	130000h to 13FFFFh	098000h to 09FFFFh
	SA20	1	0	1	0	0	Χ	Χ	Χ	64/32	140000h to 14FFFFh	0A0000h to 0A7FFFh
	SA21	1	0	1	0	1	Х	Х	Χ	64/32	150000h to 15FFFFh	0A8000h to 0AFFFFh
	SA22	1	0	1	1	0	Χ	Χ	Χ	64/32	160000h to 16FFFFh	0B0000h to 0B7FFFh
	SA23	1	0	1	1	1	Χ	Χ	Χ	64/32	170000h to 17FFFFh	0B8000h to 0BFFFFh
	SA24	1	1	0	0	0	Χ	Χ	Χ	64/32	180000h to 18FFFFh	0C0000h to 0C7FFFh
	SA25	1	1	0	0	1	Χ	Χ	Χ	64/32	190000h to 19FFFFh	0C8000h to 0CFFFFh
	SA26	1	1	0	1	0	Χ	Χ	Χ	64/32	1A0000h to 1AFFFFh	0D0000h to 0D7FFFh
Bank 1	SA27	1	1	0	1	1	Χ	Χ	Χ	64/32	1B0000h to 1BFFFFh	0D8000h to 0DFFFFh
	SA28	1	1	1	0	0	Χ	Χ	Χ	64/32	1C0000h to 1CFFFFh	0E0000h to 0E7FFh
	SA29	1	1	1	0	1	Χ	Χ	Χ	64/32	1D0000h to 1DFFFFh	0E8000h to 0EFFFFh
	SA30	1	1	1	1	0	Χ	Χ	Χ	64/32	1E0000h to 1EFFFFh	0F0000h to 0F7FFFh
	SA31	1	1	1	1	1	0	0	0	8/4	1F0000h to 1F1FFFh	0F8000h to 0F8FFFh
	SA32	1	1	1	1	1	0	0	1	8/4	1F2000h to 1F3FFFh	0F9000h to 0F9FFFh
	SA33	1	1	1	1	1	0	1	0	8/4	1F4000h to 1F5FFFh	0FA000h to 0FAFFFh
	SA34	1	1	1	1	1	0	1	1	8/4	1F6000h to 1F7FFFh	0FB000h to 0FBFFFh
	SA35	1	1	1	1	1	1	0	0	8/4	1F8000h to 1F9FFFh	0FC000h to 0FCFFFh
	SA36	1	1	1	1	1	1	0	1	8/4	1FA000h to 1FBFFFh	0FD000h to 0FDFFFh
	SA37	1	1	1	1	1	1	1	0	8/4	1FC000h to 1FDFFFh	0FE000h to 0FEFFFh
	SA38	1	1	1	1	1	1	1	1	8/4	1FE000h to 1FFFFFh	0FF000h to 0FFFFh

BA: Bank Address

Note: The address range is A₁₉: A₋₁ if in byte mode ($\overline{\text{BYTE}} = \text{V}_{\text{IL}}$). The address range is A₁₉: A₀ if in word mode ($\overline{\text{BYTE}} = \text{V}_{\text{IH}}$)

Sector Address Table (MBM29DL164BD)

				Sec	tor A	Addr	ess			Sector		
Bank	Sector	ВА				10.0				Siza	(×8) Address Range	(×16) Address Range
		A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	(Kbytes/ Kwords)	Address Range	Address Range
	SA38	1	1	1	1	1	Х	Χ	Х	64/32	1F0000h to 1FFFFFh	0F8000h to 0FFFFFh
	SA37	1	1	1	1	0	Х	Х	Х	64/32	1E0000h to 1EFFFFh	0F0000h to 0F7FFFh
	SA36	1	1	1	0	1	Х	Х	Х	64/32	1D0000h to 1DFFFFh	0E8000h to 0EFFFFh
	SA35	1	1	1	0	0	Х	Х	Χ	64/32	1C0000h to 1CFFFFh	0E0000h to 0E7FFFh
	SA34	1	1	0	1	1	Х	Х	Х	64/32	1B0000h to 1BFFFFh	0D8000h to 0DFFFFh
	SA33	1	1	0	1	0	Х	Х	Х	64/32	1A0000h to 1AFFFFh	0D0000h to 0D7FFFh
	SA32	1	1	0	0	1	Х	Х	Х	64/32	190000h to 19FFFFh	0C8000h to 0CFFFFh
Bank 2	SA31	1	1	0	0	0	Х	Х	Х	64/32	180000h to 18FFFFh	0C0000h to 0C7FFFh
Dalik Z	SA30	1	0	1	1	1	Х	Х	Х	64/32	170000h to 17FFFFh	0B8000h to 0BFFFFh
	SA29	1	0	1	1	0	Х	Х	Х	64/32	160000h to 16FFFFh	0B0000h to 0B7FFFh
	SA28	1	0	1	0	1	Х	Х	Х	64/32	150000h to 15FFFFh	0A8000h to 0AFFFFh
	SA27	1	0	1	0	0	Х	Х	Х	64/32	140000h to 14FFFFh	0A0000h to 0A7FFFh
	SA26	1	0	0	1	1	Х	Х	Х	64/32	130000h to 13FFFFh	098000h to 09FFFFh
	SA25	1	0	0	1	0	Х	Х	Х	64/32	120000h to 12FFFFh	090000h to 097FFFh
	SA24	1	0	0	0	Х	Χ	Χ	Χ	64/32	110000h to 11FFFFh	088000h to 08FFFFh
	SA23	1	0	0	0	0	Χ	Χ	Χ	64/32	100000h to 10FFFFh	080000h to 087FFFh
	SA22	0	1	1	1	1	Χ	Χ	Χ	64/32	0F0000h to 0FFFFh	078000h to 07FFFFh
	SA21	0	1	1	1	0	Х	Х	Х	64/32	0E0000h to 0EFFFFh	070000h to 077FFFh
	SA20	0	1	1	0	1	Х	Х	Х	64/32	0D0000h to 0DFFFFh	068000h to 06FFFFh
	SA19	0	1	1	0	0	Х	Х	Χ	64/32	0C0000h to 0CFFFFh	060000h to 067FFFh
	SA18	0	1	0	1	1	Χ	Χ	Χ	64/32	0B0000h to 0BFFFFh	058000h to 05FFFFh
	SA17	0	1	0	1	0	Х	Х	Χ	64/32	0A0000h to 0AFFFFh	050000h to 057FFFh
	SA16	0	1	0	0	1	Х	Х	Χ	64/32	090000h to 09FFFFh	048000h to 04FFFFh
	SA15	0	1	0	0	0	Χ	Χ	Χ	64/32	080000h to 08FFFFh	040000h to 047FFFh
	SA14	0	0	1	1	1	Х	Х	Χ	64/32	070000h to 07FFFFh	038000h to 03FFFFh
	SA13	0	0	1	1	0	Χ	Χ	Χ	64/32	060000h to 06FFFFh	030000h to 037FFFh
	SA12	0	0	1	0	1	Χ	Χ	Χ	64/32	050000h to 05FFFFh	028000h to 02FFFFh
Bank 1	SA11	0	0	1	0	0	Х	Х	Х	64/32	040000h to 04FFFFh	020000h to 027FFFh
	SA10	0	0	0	1	1	Χ	Χ	Χ	64/32	030000h to 03FFFFh	018000h to 01FFFFh
	SA9	0	0	0	1	0	Χ	Χ	Χ	64/32	020000h to 02FFFFh	010000h to 017FFFh
	SA8	0	0	0	0	1	Χ	Х	Х	64/32	010000h to 01FFFFh	008000h to 00FFFFh
	SA7	0	0	0	0	0	1	1	1	8/4	00E000h to 00FFFFh	007000h to 007FFFh
	SA6	0	0	0	0	0	1	1	0	8/4	00C000h to 00DFFFh	006000h to 006FFFh
	SA5	0	0	0	0	0	1	0	1	8/4	00A000h to 00BFFFh	005000h to 005FFFh
	SA4	0	0	0	0	0	1	0	0	8/4	008000h to 009FFFh	004000h to 004FFFh
	SA3	0	0	0	0	0	0	1	1	8/4	006000h to 007FFFh	003000h to 003FFFh
	SA2	0	0	0	0	0	0	1	0	8/4	004000h to 005FFFh	002000h to 002FFFh
	SA1	0	0	0	0	0	0	0	1	8/4	002000h to 003FFFh	001000h to 001FFFh
	SA0	0	0	0	0	0	0	0	0	8/4	000000h to 001FFFh	000000h to 000FFFh

BA: Bank Address

Note: The address range is A₁₉: A₋₁ if in byte mode ($\overline{\text{BYTE}} = \text{V}_{\text{IL}}$). The address range is A₁₉: A₀ if in word mode ($\overline{\text{BYTE}} = \text{V}_{\text{IH}}$).

Sector Group Address Table (MBM29DL16XTD) (Top Boot Block)

Sector Group	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Sectors
SGA0	0	0	0	0	0	Х	Х	Х	SA0
	0	0	0	0	1	Х	Х	Х	
SGA1	0	0	0	1	0	Х	Х	Х	SA1 to SA3
	0	0	0	1	1	Х	Х	Х	
SGA2	0	0	1	Х	Х	Х	Х	Х	SA4 to SA7
SGA3	0	1	0	Х	Х	Х	Х	Х	SA8 to SA11
SGA4	0	1	1	Х	Х	Х	Х	Х	SA12 to SA15
SGA5	1	0	0	Х	Х	Х	Х	Х	SA16 to SA19
SGA6	1	0	1	Х	Х	Х	Х	Х	SA20 to SA23
SGA7	1	1	0	Х	Х	Х	Х	Х	SA24 to SA27
	1	1	1	0	0	Х	Х	Х	
SGA8	1	1	1	0	1	Х	Х	Х	SA28 to SA30
	1	1	1	1	0	Х	Х	Х	
SGA9	1	1	1	1	1	0	0	0	SA31
SGA10	1	1	1	1	1	0	0	1	SA32
SGA11	1	1	1	1	1	0	1	0	SA33
SGA12	1	1	1	1	1	0	1	1	SA34
SGA13	1	1	1	1	1	1	0	0	SA35
SGA14	1	1	1	1	1	1	0	1	SA36
SGA15	1	1	1	1	1	1	1	0	SA37
SGA16	1	1	1	1	1	1	1	1	SA38

Sector Group Address Table (MBM29DL16XBD) (Bottom Boot Block)

Sector Group	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Sectors
SGA0	0	0	0	0	0	0	0	0	SA0
SGA1	0	0	0	0	0	0	0	1	SA1
SGA2	0	0	0	0	0	0	1	0	SA2
SGA3	0	0	0	0	0	0	1	1	SA3
SGA4	0	0	0	0	0	1	0	0	SA4
SGA5	0	0	0	0	0	1	0	1	SA5
SGA6	0	0	0	0	0	1	1	0	SA6
SGA7	0	0	0	0	0	1	1	1	SA7
	0	0	0	0	1	Х	Х	Х	
SGA8	0	0	0	1	0	Х	Х	Х	SA8 to SA10
	0	0	0	1	1	Х	Х	Х	
SGA9	0	0	1	Х	Х	Х	Х	Х	SA11 to SA14
SGA10	0	1	0	Х	Х	Х	Х	Х	SA15 to SA18
SGA11	0	1	1	Х	Х	Х	Х	Х	SA19 to SA22
SGA12	1	0	0	Х	Х	Х	Х	Х	SA23 to SA26
SGA13	1	0	1	Х	Х	Х	Х	Х	SA27 to SA30
SGA14	1	1	0	Х	Х	Х	Х	Х	SA31 to SA34
	1	1	1	0	0	Х	Х	Х	
SGA15	1	1	1	0	1	Х	Х	Х	SA35 to SA37
	1	1	1	1	0	Х	Х	Х	
SGA16	1	1	1	1	1	Х	Х	Х	SA38

Common Flash Memory Interface Code Table

	Common Flash Wem			
Description	A ₀ to A ₆	DQ ₀ to DQ ₁₅		
Query-unique ASCII string	10h	0051h		
"QRY"	11h	0052h		
	12h	0059h		
Primary OEM Command Set	13h	0002h		
02h: AMD/FJ standard type	14h	0000h		
Address for Primary Extended	15h	0040h		
Table	16h	0000h		
Alternate OEM Command Set	17h	0000h		
(00h = not applicable)	18h	0000h		
Address for Alternate OEM	19h	0000h		
Extended Table	1Ah	0000h		
Vcc Min (write/erase)	1Bh	0027h		
DQ ₇ to DQ ₄ : 1 V,				
DQ₃ to DQ₀: 100 mV				
Vcc Max (write/erase)	1Ch	0036h		
DQ ₇ to DQ ₄ : 1 V, DQ ₃ to DQ ₀ : 100 mV				
V _{PP} Min voltage	1Dh	0000h		
V _{PP} Max voltage	1Eh	0000h		
Typical timeout per single byte/ word write 2 ^N μs	1Fh	0004h		
Typical timeout for Min size	20h	0000h		
buffer write 2 ^N μs				
Typical timeout per individual sector erase 2 ^N ms	21h	000Ah		
Typical timeout for full chip erase 2 ^N ms	22h	0000h		
Max timeout for byte/word write 2 ^N times typical	23h	0005h		
Max timeout for buffer write 2 ^N times typical	24h	0000h		
Max timeout per individual sector erase 2 ^N times typical	25h	0004h		
Max timeout for full chip erase 2 ^N times typical	26h	0000h		
Device Size = 2 ^N byte	27h	0015h		
Flash Device Interface	28h	0002h		
description	29h	0002h		
02h : × 8/ × 16				
Max number of bytes in	2Ah	0000h		
multi-byte write = 2 ^N	2Bh	0000h		
Number of Erase Block Regions within device	2Ch	0002h		
Erase Block Region 1 Information	2Dh	0007h		
bit ₁₅ to bit ₀ : y = number of sectors		0000h		
bit ₃₁ to bit ₁₆ : $Z = size$	2Fh	0020h		
(Z × 256 bytes)	30h	0000h		

Interface Code Table	Interface Code Table							
Description	A ₀ to A ₆	DQ ₀ to DQ ₁₅						
Erase Block Region 2 Information	31h	001Eh						
bit_{15} to bit_0 : $y = number of sectors$	32h	0000h						
bit ₃₁ to bit ₁₆ : Z = size	33h	0000h						
(Z × 256 bytes)	34h	0001h						
Query-unique ASCII string	40h	0050h						
"PRI"	41h	0052h						
	42h	0049h						
Major version number, ASCII	43h	0031h						
Minor version number, ASCII	44h	0031h						
Address Sensitive Unlock 00h = Required	45h	0000h						
Erase Suspend 02h = To Read & Write	46h	0002h						
Sector Protection 00h = Not Supported X = Number of sectors in per group	47h	0001h						
Sector Temporary Unprotection 01h = Supported	48h	0001h						
Sector Protection Algorithm	49h	0004h						
Number of Sector for Bank 2 00h = Not Supported 1Fh = MBM29DL161TD 1Ch = MBM29DL162TD 18h = MBM29DL163TD 10h = MBM29DL164TD 1Fh = MBM29DL161BD 1Ch = MBM29DL162BD 18h = MBM29DL163BD 10h = MBM29DL164BD	4Ah	00XXh						
Burst Mode Type 00h = Not Supported	4Bh	0000h						
Page Mode Type 00h = Not Supported	4Ch	0000h						
ACC (Acceleration) Supply Minimum DQ7 to DQ4: 1 V, DQ3 to DQ0: 100 mV	4Dh	0085h						
ACC (Acceleration) Supply Maximum DQ7 to DQ4: 1 V, DQ3 to DQ0: 100 mV	4Eh	0095h						
Boot Type 02h = MBM29DL16XBD 03h = MBM29DL16XTD	4Fh	00XXh						

■ FUNCTIONAL DESCRIPTION

• Simultaneous Operation

MBM29DL16XTD/BD have feature, which is capability of reading data from one bank of memory while a program or erase operation is in progress in the other bank of memory (simultaneous operation), in addition to the conventional features (read, program, erase, erase-suspend read, and erase-suspend program). The bank selection can be selected by bank address (A₁₅ to A₁₉) with zero latency.

The MBM29DL161TD/BD have two banks which contain

Bank 1 (8KB × eight sectors) and Bank 2 (64KB × thirty-one sectors).

The MBM29DL162TD/BD have two banks which contain

Bank 1 (8KB × eight sectors, 64KB × three sectors) and Bank 2 (64KB × twenty eight sectors).

The MBM29DL163TD/BD have two banks which contain

Bank 1 (8KB × eight sectors, 64KB × seven sectors) and Bank 2 (64KB × twenty four sectors).

The MBM29DL164TD/BD have two banks which contain

Bank 1 (8KB × eight sectors, 64KB × fifteen sectors) and Bank 2 (64KB × sixteen sectors).

The simultaneous operation can not execute multi-function mode in the same bank. "Simultaneous Operation Table" shows combination to be possible for simultaneous operation. (Refer to "(8) Bank-to-bank Read/Write Timing Diagram" in ■TIMING DIAGRAM.)

Simultaneous Operation Table

Case	Bank 1 Status	Bank 2 Status	
1	Read mode	Read mode	
2	Read mode	Autoselect mode	
3	Read mode	Program mode	
4	Read mode	Erase mode *	
5	Autoselect mode	Read mode	
6	Program mode	Read mode	
7	Erase mode *	Read mode	

^{*:} An erase operation may also be supended to read from or program to a sector not being erased.

Read Mode

The MBM29DL16XTD/BD have two control functions which must be satisfied in order to obtain data at the outputs. $\overline{\text{CE}}$ is the power control and should be used for a device selection. $\overline{\text{OE}}$ is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (tacc) is equal to the delay from stable addresses to valid output data. The chip enable access time (tce) is the delay from stable addresses and stable \overline{CE} to valid data at the output pins. The output enable access time is the delay from the falling edge of \overline{OE} to valid data at the output pins. (Assuming the addresses have been stable for at least tacc-toe time.) When reading out a data without changing addresses after power-up, it is necessary to input hardware reset or to change \overline{CE} pin from "H" or "L"

Standby Mode

There are two ways to implement the standby mode on the MBM29DL16XTD/BD devices, one using both the CE and RESET pins; the other via the RESET pin only.

When using both pins, a CMOS standby mode is achieved with $\overline{\text{CE}}$ and $\overline{\text{RESET}}$ inputs both held at $V\text{cc} \pm 0.3 \text{ V}$. Under this condition the current consumed is less than 5 μA Max. During Embedded Algorithm operation, Vcc active current (Icc2) is required even $\overline{\text{CE}}$ = "H". The device can be read with standard access time (IccE) from either of these standby modes.

When using the $\overline{\text{RESET}}$ pin only, a CMOS standby mode is achieved with $\overline{\text{RESET}}$ input held at $V_{SS} \pm 0.3 \text{ V}$ ($\overline{\text{CE}} = \text{"H" or "L"}$). Under this condition the current is consumed is less than 5 μ A Max. Once the $\overline{\text{RESET}}$ pin is taken high, the device requires t_{RH} of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the OE input.

• Automatic Sleep Mode

There is a function called automatic sleep mode to restrain power consumption during read-out of MBM29DL16XTD/BD data. This mode can be used effectively with an application requested low power consumption such as handy terminals.

To activate this mode, MBM29DL16XTD/BD automatically switch themselves to low power mode when MBM29DL16XTD/BD addresses remain stably during access fine of 150 ns. It is not necessary to control \overline{CE} , \overline{WE} , and \overline{OE} on the mode. Under the mode, the current consumed is typically 1 μ A (CMOS Level).

During simultaneous operation, Vcc active current (lcc2) is required.

Since the data are latched during this mode, the data are read-out continuously. If the addresses are changed, the mode is canceled automatically and MBM29DL16XTD/BD read-out the data for changed addresses.

Output Disable

With the \overline{OE} input at a logic high level (V_{IH}), output from the devices are disabled. This will cause the output pins to be in a high impedance state.

Autoselect

The autoselect mode allows the reading out of a binary code from the devices and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the devices to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the devices.

To activate this mode, the programming equipment must force V_{ID} (11.5 V to 12.5 V) on address pin A_9 . Two identifier bytes may then be sequenced from the devices outputs by toggling address A_0 from V_{IL} to V_{IH} . All addresses are DON'T CARES except A_0 , A_1 , and A_6 (A_{-1}). (See "MBM29DL16XTD/BD User Bus Operations Tables ($\overline{BYTE} = V_{IH}$ and $\overline{BYTE} = V_{IL}$)" in \blacksquare DEVICE BUS OPERATION.)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29DL16XTD/BD are erased or programmed in a system without access to high voltage on the A₃ pin. The command sequence is illustrated in "MBM29DL16XTD/BD Command Definitions Table" (in ■DEVICE BUS OPERATION). (Refer to Autoselect Command section.)

Byte 0 (A₀ = VIL) represents the manufacturer's code (Fujitsu = 04h) and word 1 (A₀ = VIH) represents the device identifier code (MBM29DL161TD = 36h and MBM29DL161BD = 39h for ×8 mode; MBM29DL161TD = 2236h and MBM29DL161BD = 2239h for ×16 mode), (MBM29DL162TD = 2Dh and MBM29DL162BD = 2Eh for ×8 mode; MBM29DL162TD = 222Dh and MBM29DL162BD = 222Eh for ×16 mode), (MBM29DL163TD = 28h and MBM29DL163BD = 2Bh for ×8 mode; MBM29DL163TD = 2228h and MBM29DL163BD = 222Bh for ×16 mode), (MBM29DL164TD = 33h and MBM29DL164BD = 35h for ×8 mode; MBM29DL164TD = 2233h and MBM29DL164TD = 2235h for ×16 mode). These two bytes/words are given in "MBM29DL161TD/BD, MBM29DL162TD/BD, MBM29DL163TD/BD and MBM29DL164TD/BD Sector Group Protection Verify Autoselect Codes Tables" and these "Extended Autoselect Code Tables" in ■DEVICE BUS OPERATION. All identifiers for manufactures and device will exhibit odd parity with DQ₂ defined as the parity bit. In order to read the proper device codes when executing the autoselect, A₁ must be VIL. (See "MBM29DL161TD/BD, MBM29DL162TD/BD, MBM29DL163TD/BD and MBM29DL164TD/BD Sector Group Protection Verify Autoselect Codes Tables" and these "Extended Autoselect Code Tables" in ■DEVICE BUS OPERATION.)

In case of applying V_{ID} on A_9 , since both Bank 1 and Bank 2 enters Autoselect mode, the simultenous operation can not be executed.

Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing \overline{WE} to V_{IL} , while \overline{CE} is at V_{IL} and \overline{OE} is at V_{IH} . Addresses are latched on the falling edge of \overline{WE} or \overline{CE} , whichever happens later; while data is latched on the rising edge of \overline{WE} or \overline{CE} , whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

• Sector Group Protection

The MBM29DL16XTD/BD feature hardware sector group protection. This feature will disable both program and erase operations in any combination of seventeen sector groups of memory. (See "Sector Group Addresses (MBM29DL16XTD/BD) Tables" in **EFLEXIBLE SECTOR-ERASE ARCHITECTURE**). The sector group protection feature is enabled using programming equipment at the user's site. The device is shipped with all sector groups unprotected.

To activate this mode, the programming equipment must force V_{ID} on address pin A_9 and control pin \overline{OE} , (suggest $V_{ID} = 11.5 \text{ V}$), $\overline{CE} = V_{IL}$ and $A_0 = A_6 = V_{IL}$, $A_1 = V_{IH}$. The sector group addresses (A_{19} , A_{18} , A_{17} , A_{16} , A_{15} , A_{14} , A_{13} , and A_{12}) should be set to the sector to be protected. "Sector Address Tables (MBM29DL161TD/BD, MBM29DL162TD/BD, MBM29DL163TD/BD, MBM29DL164TD/BD)" in FLEXIBLE SECTOR-ERASE ARCHITECTURE define the sector address for each of the thirty nine (39) individual sectors, and "Sector Group Addresses (MBM29DL16XTD/BD) Tables" in FLEXIBLE SECTOR-ERASE ARCHITECTURE define the sector group address for each of the seventeen (17) individual group sectors. Programming of the protection circuitry begins on the falling edge of the \overline{WE} pulse and is terminated with the rising edge of the same. Sector group addresses must be held constant during the \overline{WE} pulse. See "(15) AC Waveforms for Sector Group Protection" in TIMING DIAGRAM and "(5) Sector Group Protection Algorithm" in FLOW CHART for sector group protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force V_{ID} on address pin A_9 with \overline{CE} and \overline{OE} at V_{IL} and \overline{WE} at V_{IH} . Scanning the sector group addresses (A_{19} , A_{18} , A_{17} , A_{16} , A_{15} , A_{14} , A_{13} , and A_{12}) while (A_6 , A_1 , A_0) = (0, 1, 0) will produce a logical "1" code at device output DQ₀ for a protected sector. Otherwise the device will produce "0" for unprotected sector. In this mode, the lower order addresses, except for A_0 , A_1 , and A_6 are DON'T CARES. Address locations with $A_1 = V_{IL}$ are reserved for Autoselect manufacturer and device codes. A_{-1} requires to apply to V_{IL} on byte mode.

It is also possible to determine if a sector group is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02h, where the higher order addresses (A₁9, A₁8, A₁7, A₁6, A₁5, A₁4, A₁3, and A₁2) are the desired sector group address will produce a logical "1" at DQ₀ for a protected sector group. See "MBM29DL161TD/BD, MBM29DL162TD/BD, MBM29DL163TD/BD and MBM29DL164TD/BD Sector Group Protection Verify Autoselect Codes Tables" and these "Extended Autoselect Code Tables" in ■DEVICE BUS OPERATION for Autoselect codes.

• Temporary Sector Group Unprotection

This feature allows temporary unprotection of previously protected sector groups of the MBM29DL16XTD/BD devices in order to change data. The Sector Group Unprotection mode is activated by setting the RESET pin to high voltage (V_{ID}). During this mode, formerly protected sector groups can be programmed or erased by selecting the sector group addresses. Once the V_{ID} is taken away from the RESET pin, all the previously protected sector groups will be protected again. Refer to "(16) Temporary Sector Group Unprotection Timing Diagram" in ■TIMING DIAGRAM and "(6) Temporary Sector Group Unprotection Algorithm" in ■FLOW CHART.

RESET

Hardware Reset

The MBM29DL16XTD/BD devices may be reset by driving the \overline{RESET} pin to V_{IL} . The \overline{RESET} pin has a pulse requirement and has to be kept low (V_{IL}) for at least " t_{RP} " in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode " t_{READY} " after the \overline{RESET} pin is driven low. Furthermore, once the \overline{RESET} pin goes high, the devices require an additional " t_{RH} " before it will allow read access. When the \overline{RESET} pin is low, the devices will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. Please note that the RY/BY output signal should be ignored during the \overline{RESET} pulse. See "(11) \overline{RESET} , RY/BY Timing Diagram" in \blacksquare TIMING DIAGRAM for the timing diagram. Refer to Temporary Sector Group Unprotection for additional functionality.

Boot Block Sector Protection

The Write Protect function provides a hardware method of protecting certain boot sectors without using V_{ID} . This function is one of two provided by the \overline{WP}/ACC pin.

If the system asserts V_{IL} on the $\overline{\text{WP}}/\text{ACC}$ pin, the device disables program and erase functions in the two "outermost" 8K byte boot sectors (MBM29DL16XTD: SA37 and SA38, MBM29DL16XBD: SA0 and SA1) independently of whether those sectors were protected or unprotected using the method described in "Sector Group Protection". The two outermost 8K byte boot sectors are the two sectors containing the lowest addresses in a bottom-boot-configured device, or the two sectors containing the highest addresses in a top-boot-congfigured device.

If the system asserts V_{IH} on the \overline{WP}/ACC pin, the device reverts to whether the two outermost 8K byte boot sectors were last set to be protected or unprotected. That is, sector group protection or unprotection for these two sectors depends on whether they were last protected or unprotected using the method described in "Sector Group Protection".

• Accelerated Program Operation

MBM29DL16XTD/BD offers accelerated program operation which enables the programming in high speed. If the system asserts Vacc to the $\overline{\text{WP}}/\text{ACC}$ pin, the device automatically enters the acceleration mode and the time required for program operation will reduce to about 60%. This function is primarily intended to allow high speed program, so caution is needed as the sector group will temporarily be unprotected.

The system would use a fact program command sequence when programming during acceleration mode. Set command to fast mode and reset command from fast mode are not necessary. When the device enters the acceleration mode, the device automatically set to fast mode. Therefore, the pressent sequence could be used for programming and detection of completion during acceleration mode.

Removing Vacc from the WP/ACC pin returns the device to normal operation. Do not remove Vacc from WP/ACC pin while programming. See "(18) Accelerated Program Timing Diagram" in ■TIMING DIAGRAM. Erase operation at Acceleration mode is strictly prohibited.

■ COMMAND DEFINITIONS

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the devices to the read mode. Some commands are required Bank Address (BA) input. When command sequences are inputed to bank being read, the commands have priority than reading. "MBM29DL16XTD/BD Command Definitions Table" in IDEVICE BUS OPERATION defines the valid register command sequences. Note that the Erase Suspend (B0h) and Erase Resume (30h) commands are valid only while the Sector Erase operation is in progress. Also the Program Suspend (B0h) and Program Resume (30h) commands are valid only while the Program operation is in progress. Moreover both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at DQ0 to DQ7 and DQ8 to DQ15 bits are ignored.

Read/Reset Command

In order to return from Autoselect mode or Exceeded Timing Limits ($DQ_5 = 1$) to Read/Reset mode, the Read/Reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The devices remain enabled for reads until the command register contents are altered.

The devices will automatically power-up in the Read/Reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the devices reside in the target system. PROM programmers typically access the signature codes by raising A₉ to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register.

The Autoselect command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle that contains the bank address (BA) and the Autoselect command. Then the manufacture and device codes can be read from the bank, and an actual data of memory cell can be read from the another bank.

Following the command write, a read cycle from address (BA)00h retrieves the manufacture code of 04h. A read cycle from address (BA)01h for ×16((BA)02h for ×8) returns the device code (MBM29DL161TD = 36h and MBM29DL161BD = 39h for ×8 mode; MBM29DL161TD = 2236h and MBM29DL161BD = 2239h for ×16 mode), (MBM29DL162TD = 2Dh and MBM29DL162BD = 2Eh for ×8 mode; MBM29DL162TD = 222Dh and MBM29DL162BD = 222Eh for ×16 mode), (MBM29DL163TD = 28h and MBM29DL163BD = 2Bh for ×8 mode; MBM29DL163TD = 2228h and MBM29DL163BD = 222Bh for ×16 mode), (MBM29DL164TD = 33h and MBM29DL164BD = 35h for ×8 mode; MBM29DL164TD = 2233h and MBM29DL164BD = 2235h for ×16 mode). (See "MBM29DL161TD/BD, MBM29DL162TD/BD, MBM29DL163TD/BD and MBM29DL164TD/BD Sector Group Protection Verify Autoselect Codes Tables" and these "Extended Autoselect Code Tables" in ■DEVICE BUS OPERATION.)

All manufacturer and device codes will exhibit odd parity with DQ $_7$ defined as the parity bit. Sector state (protection or unprotection) will be informed by address (BA)02h for ×16 ((BA)04h for ×8). Scanning the sector group addresses (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂) while (A₆, A₁, A₀) = (0, 1, 0) will produce a logical "1" at device output DQ₀ for a protected sector group. The programming verification should be performed by verify sector group protection on the protected sector. (See "MBM29DL16XTD/BD User Bus Operations Tables (BYTE = V_{IH} and BYTE = V_{IL})" in ■DEVICE BUS OPERATION.)

The manufacture and device codes can be allowed reading from selected bank. To read the manufacture and device codes and sector group protection status from non-selected bank, it is necessary to write Read/Reset command sequence into the register and then Autoselect command should be written into the bank to be read.

If the software (program code) for Autoselect command is stored into the Flash memory, the device and manufacture codes should be read from the other bank where is not contain the software.

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register, and also to write the Autoselect command during the operation, execute it after writing Read/Reset command sequence.

Byte/Word Programming

The devices are programmed on a byte-by-byte (or word-by-word) basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of \overline{CE} or \overline{WE} , whichever happens later and the data is latched on the rising edge of \overline{CE} or \overline{WE} , whichever happens first. The rising edge of \overline{CE} or \overline{WE} (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The system can determine the status of the program operation by using DQ₇ (Data Polling), DQ₆ (Toggle Bit), or RY/BY. The Data Polling and Toggle Bit must be performed at the memory location which is being programmed.

The automatic programming operation is completed when the data on DQ_7 is equivalent to data written to this bit at which time the devices return to the read mode and addresses are no longer latched. (See "Hardware Sequence Flags Table".) Therefore, the devices require that a valid address to the devices be supplied by the system at this particular instance of time. Hence, \overline{Data} Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from Read/Reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

"(1) Embedded Program™ Algorithm" in **■**FLOW CHART illustrates the Embedded Program™ Algorithm using typical command strings and bus operations.

• Chip Erase

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the devices will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase (Preprogram function). The system is not required to provide any controls or timings during these operations.

The system can determine the status of the erase operation by using DQ_7 (\overline{Data} Polling), DQ_6 (Toggle Bit), or RY/BY. The chip erase begins on the rising edge of the last \overline{CE} or \overline{WE} , whichever happens first in the command sequence and terminates when the data on DQ_7 is "1" (See Write Operation Status section.) at which time the device returns to read the mode.

Chip Erase Time; Sector Erase Time × All sectors + Chip Program Time (Preprogramming)

"(2) Embedded Erase™ Algorithm" in ■FLOW CHART illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

Sector Erase

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of \overline{CE} or \overline{WE} whichever happens later, while the command (Data = 30h) is latched on the rising edge of \overline{CE} or \overline{WE} which happens first. After time-out of "trow" from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on "MBM29DL16XTD/BD Command Definitions Table" in ■DEVICE BUS OPERATION. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than "trow" otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of "trow" from the rising edge of last CE or WE whichever happens first will initiate the execution of the Sector Erase command(s). If another falling edge of CE or WE, whichever happens first occurs within the "trow" time-out window the timer is reset. (Monitor DQ₃ to determine if the sector erase timer window is still open, see section DQ₃, Sector Erase Timer.) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the devices to the read mode, ignoring the previous command string. Resetting the devices once execution has begun will corrupt the data in the sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 38).

Sector erase does not require the user to program the devices prior to erase. The devices automatically program all memory locations in the sector(s) to be erased prior to electrical erase (Preprogram function). When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The system can determine the status of the erase operation by using DQ7 (Data Polling), DQ6 (Toggle Bit), or RY/BY.

The sector erase begins after the " t_{TOW} " time out from the rising edge of \overline{CE} or \overline{WE} whichever happens first for the last sector erase command pulse and terminates when the data on DQ_7 is "1" (See Write Operation Status section.) at which time the devices return to the read mode. Data polling and Toggle Bit must be performed at an address within any of the sectors being erased.

Multiple Sector Erase Time; [Sector Erase Time + Sector Program Time (Preprogramming)] × Number of Sector Erase

In case of multiple sector erase across bank boundaries, a read from bank (read-while-erase) can not performe. "(2) Embedded Erase™ Algorithm" in ■FLOW CHART illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

• Erase Suspend/Resume

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or programs to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writting the Erase Suspend command (B0h) during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command (30h) resumes the erase operation. The bank addresses of sector being erasing or suspending should be set when writting the Erase Suspend or Erase Resume command.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of " t_{SPD} " to suspend the erase operation. When the devices have entered the erase-suspended mode, the RY/ \overline{BY} output pin will be at Hi-Z and the DQ₇ bit will be at logic "1", and DQ₆ will stop toggling. The user must use the address of the erasing sector for reading DQ₆ and DQ₇ to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the devices default to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ₂ to toggle. (See the section on DQ₂.)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause DQ_2 to toggle. The end of the erase-suspended Program operation is detected by the RY/\overline{BY} output pin, \overline{D} at polling of DQ_7 or by the Toggle Bit I (DQ_6) which is the same as the regular Program operation. Note that DQ_7 must be read from the Program address while DQ_6 can be read from any address within bank being erase-suspended.

To resume the operation of Sector Erase, the Resume command (30h) should be written to the bank being erase suspended. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

• Extended Command

(1) Fast Mode

MBM29DL16XTD/BD has Fast Mode function. This mode dispenses with the initial two unclock cycles required in the standard program command sequence by writing Fast Mode command into the command register. In this mode, the required bus cycle for programming is two cycles instead of four bus cycles in standard program command. (Do not write erase command in this mode.) The read operation is also executed after exiting this mode. To exit this mode, it is necessary to write Fast Mode Reset command into the command register. The first cycle must contain the bank address. (Refer to "(8) Embedded Program™ Algorithm for Fast Mode" in ■FLOW CHART.) The Vcc active current is required even $\overline{CE} = V_H$ during Fast Mode.

(2) Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program set-up command (A0h) and data write cycles (PA/PD). (Refer to "(8) Embedded Program™ Algorithm for Fast Mode" in ■FLOW CHART.)

(3) Extended Sector Group Protection

In addition to normal sector group protection, the MBM29DL16XTD/BD has Extended Sector Group Protection as extended function. This function enable to protect sector group by forcing V_{ID} on RESET pin and write a command sequence. Unlike conventional procedure, it is not necessary to force V_{ID} and control timing for control pins. The extended sector group protection requires V_{ID} on RESET pin only. With this condition, the operation is initiated by writing the set-up command (60h) into the command register. Then, the sector group addresses pins (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃ and A₁₂) and (A₆, A₁, A₀) = (0, 1, 0) should be set to the sector group to be protected (recommend to set V_{IL} for the other addresses pins), and write extended sector group protection command (60h). A sector group is typically protected in 250 µs. To verify programming of the protection circuitry, the sector group addresses pins (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃ and A₁₂) and (A₆, A₁, A₀) = (0, 1, 0) should be set and write a command (40h). Following the command write, a logical "1" at device output DQ₀ will produce for protected sector in the read operation. If the output data is logical "0", please repeat to write extended sector group protection command (60h) again. To terminate the operation, it is necessary to set RESET pin to V_{IH}. (Refer to "(17) Extended Sector Group Protection Timing Diagram" in ■TIMING DIAGRAM and "(7) Extended Sector Group Protection Algorithm" in ■FLOW CHART.)

(4) CFI (Common Flash Memory Interface)

The CFI (Common Flash Memory Interface) specification outlines device and host system software interrogation handshake which allows specific vendor-specified software algorithms to be used for entire families of devices. This allows device-independent, JEDEC ID-independent, and forward-and backward-compatible software support for the specified flash device families. Refer to CFI specification in detail.

The operation is initiated by writing the query command (98h) into the command register. The bank address should be set when writing this command. Then the device information can be read from the bank, and an

actual data of memory cell be read from the another bank. Following the command write, a read cycle from specific address retrives device information. Please note that output data of upper byte (DQ₈ to DQ₁₅) is "0" in word mode (16 bit) read. Refer to the CFI code table. To terminate operation, it is necessary to write the read/reset command sequence into the register. (See "Common Flash Memory Interface Code Table" in **TELEXIBLE SECTOR-ERASE ARCHITECTURE.**)

• HiddenROM Region

The HiddenROM feature provides a Flash memory region that the system may access through a new command sequence. This is primarily intended for customers who wish to use an Electronic Serial Number (ESN) in the device with the ESN protected against modification. Once the HiddenROM region is protected, any further modification of that region is impossible. This ensures the security of the ESN once the product is shipped to the field.

The HiddenROM region is 64K bytes in length and is stored at the same address of the 8KB ×8 sectors. The MBM29DL16XTD occupies the address of the byte mode 1F0000h to 1FFFFh (word mode 0F8000h to 0FFFFh) and the MBM29DL16XBD type occupies the address of the byte mode 000000h to 00FFFFh (word mode 000000h to 007FFFh). After the system has written the Enter HiddenROM command sequence, the system may read the HiddenROM region by using the addresses normally occupied by the boot sectors. That is, the device sends all commands that would normally be sent to the boot sectors to the HiddenROM region. This mode of operation continues until the system issues the Exit HiddenROM command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to sending commands to the boot sectors.

HiddenROM Entry Command

MBM29DL16XTD/BD has a HiddenROM area with One Time Protect function. This area is to enter the security code and to unable the change of the code once set. Program/erase is possible in this area until it is protected. However, once it is protected, it is impossible to unprotect, so please use this with caution.

HiddenROM area is 64K Byte and in the same address area of 8KB sector. The address of top boot is 1F0000h to 1FFFFFh at byte mode (0F8000h to 0FFFFFh at word mode) and the bottom boot is 000000h to 00FFFFh at byte mode (000000h to 007FFFh at word mode). These areas are normally the boot block area (8KB \times 8 sector). Therefore, write the HiddenROM entry command sequence to enter the HiddenROM area. It is called as HiddenROM mode when the HiddenROM area appears.

Sector other than the boot block area could be read during HiddenROM mode. Read/program/earse of the HiddenROM area is possible during HiddenROM mode. Write the HiddenROM reset command sequence to exit the HiddenROM mode. The bank address of the HiddenROM should be set on the third cycle of this reset command sequence.

In case of MBM29DL161TD/BD, whose Bank 1 size is 0.5 Mbit, the simultaneous operation cannot execute multi-function mode between the HiddenROM area and Bank 2 Region.

HiddenROM Program Command

To program the data to the HiddenROM area, write the HiddenROM program command sequence during HiddenROM mode. This command is same as the program command in the past except to write the command during HiddenROM mode. Therefore the detection of completion method is the same as in the past, using the DQ $_7$ data poling, DQ $_6$ toggle bit and RY/BY pin. Need to pay attention to the address to be programmed. If the address other than the HiddenROM area is selected to program, the data of the address will be changed.

HiddenROM Erase Command

To erase the HiddenROM area, write the HiddenROM erase command sequence during HiddenROM mode. This command is same as the sector erase command in the past except to write the command during HiddenROM mode. Therefore the detection of completion method is the same as in the past, using the DQ_7 data poling, DQ_6 toggle bit and RY/\overline{BY} pin. Need to pay attention to the sector address to be erased. If the sector address other than the HiddenROM area is selected, the data of the sector will be changed.

HiddenROM Protect Command

There are two methods to protect the HiddenROM area. One is to write the sector group protect setup command(60h), set the sector address in the HiddenROM area and $(A_6, A_1, A_0) = (0,1,0)$, and write the sector group protect command(60h) during the HiddenROM mode. The same command sequence could be used because except that it is in the HiddenROM mode and that it does not apply high voltage to \overline{RESET} pin, it is the same as the extension sector group protect in the past. Please refer to "Function Explanation **Extended Command** (3) Extended Sector Group Protection" for details of extention sector group protect setting.

The other is to apply high voltage (V_{ID}) to A_{9} and \overline{OE} , set the sector address in the HiddenROM area and (A_{6} , A_{1} , A_{0}) = (0,1,0), and apply the write pulse during the HiddenROM mode. To verify the protect circuit, apply high voltage (V_{ID}) to A_{9} , specify (A_{6} , A_{1} , A_{0}) = (0,1,0) and the sector address in the HiddenROM area, and read. When "1" appears to DQ₀, the protect setting is completed. "0" will appear to DQ₀ if it is not protected. Please apply write pulse agian. The same command sequence could be used for the above method because other than the HiddenROM mode, it is the same as the sector group protect in the past. Please refer to "Function Explanation **Sector Group Protection**" for details of sector group protect setting

Other sector group will be effected if the address other than the HiddenROM area is selected for the sector group address, so please be carefull. Once it is protected, protection can not be cancelled, so please pay closest attention.

Write Operation Status

Detailed in "Hardware Sequence Flags Table" are all the status flags that can determine the status of the bank for the current mode operation. The read operation from the bank where is not operate Embedded Algorithm returns a data of memory cell. These bits offer a method for determining whether a Embedded Algorithm is completed properly. The information on DQ2 is address sensitive. This means that if an address from an erasing sector is consectively read, then the DQ2 bit will toggle. However, DQ2 will not toggle if an address from a non-erasing sector is consectively read. This allows the user to determine which sectors are erasing and which are not.

The status flag is not output from bank (non-busy bank) not executing Embedded Algorithm. For example, there is bank (busy bank) which is now executing Embedded Algorithm. When the read sequence is [1]
busy bank>, [2] <non-busy bank>, [3]
busy bank>, the DQ $_6$ is toggling in the case of [1] and [3]. In case of [2], the data of memory cell is outputted. In the erase-suspend read mode with the same read sequence, DQ $_6$ will not be toggled in the [1] and [3].

In the erase suspend read mode, DQ2 is toggled in the [1] and [3]. In case of [2], the data of memory cell is outputted.

Hardware Sequence Flags Table

Status		DQ ₇	DQ ₆	DQ ₅	DQ₃	DQ_2	
In Progress	Embedded Program Algorithm		DQ ₇	Toggle	0	0	1
	Embedded Erase Algorithm		0	Toggle	0	1	Toggle*1
	Erase Suspended Mode	Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle
		Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
		Erase Suspend Program (Non-Erase Suspended Sector)	DQ ₇	Toggle	0	0	1*2
	Program Suspended Mode	Program Suspend Read (Program Suspended Sector)	Data	Data	Data	Data	Data
		Program Suspend Read (Non-Program Suspended Sector)	Data	Data	Data	Data	Data
Exceeded Time Limits	Embedded F	Program Algorithm	DQ ₇	Toggle	1	0	1
	Embedded E	rase Algorithm	0	Toggle	1	1	N/A
	Erase Suspended Mode	Erase Suspend Program (Non-Erase Suspended Sector)	DQ ₇	Toggle	1	0	N/A

^{*1 :} Successive reads from the erasing or erase-suspend sector cause DQ2 to toggle.

• DQ7

Data Polling

The MBM29DL16XTD/BD devices feature Data Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm an attempt to read the devices will produce the complement of the data last written to DQ₇. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ₇. During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ₇ output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the DQ₇ output. The flowchart for Data Polling (DQ₇) is shown in "(3) Data Polling Algorithm" (in ■FLOW CHART).

For programming, the Data Polling is valid after the rising edge of fourth write pulse in the four write pulse sequence.

For chip erase and sector erase, the Data Polling is valid after the rising edge of the sixth write pulse in the six write pulse sequence. Data Polling must be performed at sector address within any of the sectors being erased and not a protected sector. Otherwise, the status may not be valid.

If a program address falls within a protected sector, $\overline{\text{Data}}$ Polling on DQ₇ is active for approximately 1 μ s, then that bank returns to the read mode. After an erase command sequence is written, if all sectors selected for erasing are protected, $\overline{\text{Data}}$ Polling on DQ₇ is active for approximately 400 μ s, then the bank returns to read mode.

Once the Embedded Algorithm operation is close to being completed, the MBM29DL16XTD/BD data pins (DQ $_7$) may change asynchronously while the output enable (\overline{OE}) is asserted low. This means that the devices are driving status information on DQ $_7$ at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ $_7$ output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and DQ $_7$ has a valid data, the data outputs on DQ $_0$ to DQ $_8$ may be still invalid. The valid data on DQ $_0$ to DQ $_7$ will be read on the successive read attempts.

^{*2 :} Reading from non-erase suspend sector address will indicate logic "1" at the DQ2 bit.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out. (See "Hardware Sequence Flags Table".)

See "(6) AC Waveforms for Data Polling during Embedded Algorithm Operations" in ■TIMING DIAGRAM for the Data Polling timing specifications and diagrams.

• DQ₆

Toggle Bit I

The MBM29DL16XTD/BD also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read (\overline{OE} toggling) data from the devices will result in DQ₆ toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ₆ will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth write pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth write pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit will toggle for about 1 μ s and then stop toggling without the data having changed. In erase, the devices will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 400 μ s and then drop back into read mode, having changed none of the data.

Either $\overline{\text{CE}}$ or $\overline{\text{OE}}$ toggling will cause the DQ6 to toggle. In addition, an Erase Suspend/Resume command will cause the DQ6 to toggle.

The system can use DQ_6 to determine whether a sector is actively erasing or is erase-suspended. When a bank is actively erasing (that is, the Embedded Erase Algorithm is in progress), DQ_6 toggles. When a bank enters the Erase Suspend mode, DQ_6 stops toggling. Successive read cycles during the erase-suspend-program cause DQ_6 to toggle.

To operate toggle bit function properly, $\overline{\text{CE}}$ or $\overline{\text{OE}}$ must be high when bank address is changed.

See "(7) AC Waveforms for Toggle Bit I during Embedded Algorithm Operations" in ■TIMING DIAGRAM for the Toggle Bit I timing specifications and diagrams.

• DQ5

Exceeded Timing Limits

 DQ_5 will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions DQ_5 will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. \overline{Data} Polling is the only operating function of the devices under this condition. The \overline{CE} circuit will partially power down the device under these conditions (to approximately 2 mA). The \overline{OE} and \overline{WE} pins will control the output disable functions as described in "MBM29DL16XTD/BD User Bus Operations Tables ($\overline{BYTE} = V_{IH}$ and $\overline{BYTE} = V_{IL}$)" (in $\blacksquare DEVICE$ BUS OPERATION).

The DQ_5 failure condition may also appear if a user tries to program a non blank location without erasing. In this case the devices lock out and never complete the Embedded Algorithm operation. Hence, the system never reads a valid data on DQ_7 bit and DQ_6 never stops toggling. Once the devices have exceeded timing limits, the DQ_5 bit will indicate a "1." Please note that this is not a device failure condition since the devices were incorrectly used. If this occurs, reset the device with command sequence.

• DQ₃

Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ₃ will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial sector erase command sequence.

If \overline{Data} Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ_3 may be used to determine if the sector erase timer window is still open. If DQ_3 is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by \overline{Data} Polling or Toggle Bit I. If DQ_3 is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ_3 prior to and following each subsequent Sector Erase command. If DQ_3 were high on the second status check, the command may not have been accepted.

See "Hardware Sequence Flags Table".

• DQ₂

Toggle Bit II

This toggle bit II, along with DQ₆, can be used to determine whether the devices are in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ_2 to toggle during the Embedded Erase Algorithm. If the devices are in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ_2 to toggle. When the devices are in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the DQ_2 bit.

 DQ_6 is different from DQ_2 in that DQ_6 toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of DQ_7 , is summarized as follows:

For example, DQ₂ and DQ₆ can be used together to determine if the erase-suspend-read mode is in progress. (DQ₂ toggles while DQ₆ does not.) See also "Toggle Bit Status Table" and "(9) DQ₂ vs. DQ₆" in ■TIMING DIAGRAM.

Furthermore, DQ_2 can also be used to determine which sector is being erased. When the device is in the erase mode, DQ_2 toggles if this bit is read from an erasing sector.

To operate toggle bit function properly, $\overline{\text{CE}}$ or $\overline{\text{OE}}$ must be high when bank address is changed.

Reading Toggle Bits DQ6/DQ2

Whenever the system initially begins reading toggle bit status, it must read DQ_7 to DQ_0 at least twice in a row to determine whether a toggle bit is toggling. Typically a system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ_7 to DQ_0 on the following read cycle.

However, if, after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ_5 is high (see the section on DQ_5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ_5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not complete the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ_5 has not gone high. The system may continue to monitor the toggle bit and DQ_5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system

tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation. (Refer to "(4) Toggle Bit Algorithm" in "■ FLOW CHART".)

Toggle Bit Status Table

Mode	DQ ₇	DQ ₆	DQ ₂
Program	DQ ₇	Toggle	1
Erase	0	Toggle	Toggle*1
Erase-Suspend Read (Erase-Suspended Sector)	1	1	Toggle
Erase-Suspend Program	ŪQ ₇	Toggle	1*2

^{*1 :} Successive reads from the erasing or erase-suspend sector will cause DQ2 to toggle.

• RY/BY

Ready/Busy

The MBM29DL16XTD/BD provide a RY/BY open-drain output pin as a way to indicate to the host system that the Embedded Algorithms are either in progress or has been completed. If the output is low, the devices are busy with either a program or erase operation. If the output is high, the devices are ready to accept any read/write or erase operation. When the RY/BY pin is low, the devices will not accept any additional program or erase commands. If the MBM29DL16XTD/BD are placed in an Erase Suspend mode, the RY/BY output will be high.

During programming, the RY/BY pin is driven low after the rising edge of the fourth write pulse. During an erase operation, the RY/BY pin is driven low after the rising edge of the sixth write pulse. The RY/BY pin will indicate a busy condition during the RESET pulse. Refer to "(10) RY/BY Timing Diagram during Program/Erase Operations" and "(11) RESET, RY/BY Timing Diagram" in ■TIMING DIAGRAM for a detailed timing diagram. The RY/BY pin is pulled high in standby mode.

Since this is an open-drain output, the pull-up resistor needs to be connected to Vcc; multiples of devices may be connected to the host system via more than one RY/ \overline{BY} pin in parallel.

• Byte/Word Configuration

The BYTE pin selects the byte (8-bit) mode or word (16-bit) mode for the MBM29DL16XTD/BD devices. When this pin is driven high, the devices operate in the word (16-bit) mode. The data is read and programmed at DQ₀ to DQ₁₅. When this pin is driven low, the devices operate in byte (8-bit) mode. Under this mode, the DQ₁₅/A₁ pin becomes the lowest address bit and DQፄ to DQ₁₄ bits are tri-stated. However, the command bus cycle is always an 8-bit operation and hence commands are written at DQ₀ to DQ₁ and the DQፄ to DQ₁₅ bits are ignored. Refer to "(12) Timing Diagram for Word Mode Configuration" and "(13) Timing Diagram for Byte Mode Configuration" and "(14) BYTE Timing Diagram for Write Operations" in ■TIMING DIAGRAM for the timing diagram.

Data Protection

The MBM29DL16XTD/BD are designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the devices automatically reset the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The devices also incorporate several features to prevent inadvertent write cycles resulting form Vcc power-up and power-down transitions or system noise.

^{*2 :} Reading from the non-erase suspend sector address will indicate logic "1" at the DQ2 bit.

• Low Vcc Write Inhibit

To avoid initiation of a write cycle during $V_{\rm CC}$ power-up and power-down, a write cycle is locked out for $V_{\rm CC}$ less than $V_{\rm LKO}$. If $V_{\rm CC} < V_{\rm LKO}$, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until the $V_{\rm CC}$ level is greater than $V_{\rm LKO}$. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when $V_{\rm CC}$ is above $V_{\rm LKO}$.

If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.

• Write Pulse "Glitch" Protection

Noise pulses of less than 3 ns (typical) on \overline{OE} , \overline{CE} , or \overline{WE} will not initiate a write cycle.

Logical Inhibit

Writing is inhibited by holding any one of $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IH}$, or $\overline{WE} = V_{IH}$. To initiate a write cycle \overline{CE} and \overline{WE} must be a logical zero while \overline{OE} is a logical one.

• Power-Up Write Inhibit

Power-up of the devices with $\overline{WE} = \overline{CE} = V_{IL}$ and $\overline{OE} = V_{IH}$ will not accept commands on the rising edge of \overline{WE} . The internal state machine is automatically reset to the read mode on power-up.

• Sector Group Protection

Device user is able to protect each sector group individually to store and protect data. Protection circuit voids both program and erase commands that are addressed to protected sectors.

Any commands to program or erase addressed to protected sector are ignored (see "■ FUNCTIONAL DESCRIPTION Sector Group Protection")

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Rat	Unit	
Farameter	Symbol	Min	Max	Offic
Storage Temperature	Tstg	– 55	+125	°C
Ambient Temperature with Power Applied	TA	-40	+85	°C
Voltage with respect to Ground All pins except A ₉ , \overline{OE} , \overline{RESET} *1,*2	VIN, VOUT	-0.5	Vcc+0.5	V
Power Supply Voltage*1	Vcc	-0.5	+4.0	V
A ₉ , \overline{OE} , and $\overline{RESET}^{*1,*3}$	Vin	-0.5	+13.0	V
WP/ACC*1,*4	Vacc	-0.5	+10.5	V

^{*1 :} Voltage is defined on the basis of Vss = GND = 0 V.

- *3 : Minimum DC input voltage on A₉, $\overline{\text{OE}}$ and $\overline{\text{RESET}}$ pins is -0.5 V. During voltage transitions, A₉, $\overline{\text{OE}}$ and $\overline{\text{RESET}}$ pins may undershoot Vss to -2.0 V for periods of up to 20 ns. Voltage difference between input and supply voltage (V_{IN} V_{CC}) does not exceed + 9.0 V. Maximum DC input voltage on A₉, $\overline{\text{OE}}$ and $\overline{\text{RESET}}$ pins is + 13.0 V which may overshoot to + 14.0 V for periods of up to 20 ns.
- *4 : Minimum DC input voltage on \overline{WP}/ACC pin is -0.5 V. During voltage transitions, \overline{WP}/ACC pin may undershoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on \overline{WP}/ACC pin is +10.5 V which may overshoot to +12.0 V for periods of up to 20 ns when Vcc is applied.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions	Va	Unit	
Parameter	Symbol	Conditions	Min	Max	Onit
Ambient Temperature	TA	MBM29DL16XTD/BD-70	-20	+70	°C
Ambient temperature	IA	MBM29DL16XTD/BD-90	-40	+85	°C
Power Supply Voltage*	Vcc	MBM29DL16XTD/BD-70	+3.0	+3.6	V
Power Supply Voltage*		MBM29DL16XTD/BD-90	+2.7	+3.6	V

^{* :} Voltage is defined on the basis of Vss = GND = 0 V.

Note: Operating ranges define those limits between which the functionality of the devices are guaranteed.


WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.


Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.


No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

^{*2 :} Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may undershoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is Vcc + 0.5 V. During voltage transitions, input or I/O pins may overshoot to Vcc + 2.0 V for periods of up to 20 ns.

■ MAXIMUM OVERSHOOT/MAXIMUM UNDERSOOT







■ DC CHARACTERISTICS

Parameter	Symbol	Conditions -			Value		Unit
Parameter	Syllibol			Min	Тур	Max	Offic
Input Leakage Current	lu	VIN = Vss to Vcc, Vcc = Vcc	Max	-1.0	_	+1.0	μΑ
Output Leakage Current	ILO	Vout = Vss to Vcc, Vcc = Vc	c Max	-1.0	_	+1.0	μΑ
A ₉ , OE, RESET Inputs Leakage Current	Інт	Vcc = Vcc Max, A ₉ , OE, RESET = 12.5 V		_	_	35	μΑ
WP/ACC Accelerated Program Current	ILIA	Vcc = Vcc Max, WP/ACC = Vacc Max		_	_	20	mA
V Astice Commont*1	-	<u>CE</u> = V _{IL} , <u>OE</u> = V _{IH} , f = 5 MHz	Byte Word		_	13 15	mA
Vcc Active Current*1	Icc1	CE = V _{IL} , OE = V _{IH} , f = 1 MHz	Byte Word	_	_	7	mA
Vcc Active Current*2	Icc2	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	I	_	_	35	mA
Vcc Current (Standby)	Іссз	$\frac{\text{Vcc} = \text{Vcc Max, } \overline{\text{CE}} = \text{Vcc } \pm \text{CE}}{\text{RESET}} = \text{Vcc} \pm 0.3 \text{ V,}$ $\overline{\text{WP/ACC}} = \text{VCC} \pm 0.3 \text{ V}$	_	1	5	μΑ	
Vcc Current (Standby, Reset)	Icc4	Vcc = Vcc Max, RESET = Vss ± 0.3 V	_	1	5	μΑ	
Vcc Current (Automatic Sleep Mode)*5	Icc5	Vcc = Vcc Max, CE = Vss ± RESET = Vcc ± 0.3 V, VIN = Vcc ± 0.3 V or Vss ± 0	_	1	5	μΑ	
Vcc Active Current*6	lass	CE = VIL, OE = VIH	Byte	_	_	48	mA
(Read-While-Program)	Icc ₆	CE = VIL, OE = VIH	Word	_	_	50	IIIA
Vcc Active Current*6	Ісст	CE = VIL, OE = VIH	Byte	_	_	48	mA
(Read-While-Erase)	1007	OL = VIL, OL = VIH	Word	_	_	50	ш
Vcc Active Current (Erase-Suspend-Program)	Icc8	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$			_	35	mA
Input Low Voltage	VIL	_		-0.5	_	+0.6	V
Input High Voltage	VIH	_		2.0	_	Vcc+0.3	V
Voltage for WP/ACC Sector Group Protection/Unprotection and Program Acceleration*4	Vacc	_	8.5	9.0	9.5	V	
Voltage for Autoselect and Sector Group Protection (A ₉ , \overline{OE} , \overline{RESET}) *3,*4	VID	_	11.5	12	12.5	V	
Output Low Voltage	Vol	IoL = 4.0 mA, Vcc = Vcc Min		_	_	0.45	V
Output High Voltage	V _{OH1}	$I_{OH} = -2.0 \text{ mA}, V_{CC} = V_{CC} N$	⁄lin	2.4	_	_	V
Output Flight voltage	V _{OH2}	Іон = −100 μА		Vcc-0.4	_	_	V
Low Vcc Lock-Out Voltage	VLKO	_		2.3	2.4	2.5	V

^{*1 :} The lcc current listed includes both the DC operating current and the frequency dependent component.

^{*2 :} Icc active while Embedded Algorithm (program or erase) is in progress.

^{*3 :} This timing is only for Sector Group Protection operation and Autoselect mode.

^{*4 :} Applicable for only Vcc.

^{*5 :} Automatic sleep mode enables the low power mode when address remain stable for 150 ns.

^{*6 :} Embedded Algorithm (program or erase) is in progress. (@5 MHz)

■ AC CHARACTERISTICS

• Read Only Operations Characteristics


	Symbol			Value (Note)				
Parameter			Test Setup	70		90		Unit
	JEDEC	Standard		Min	Max	Min	Max	
Read Cycle Time	tavav	t RC	_	70	_	90	_	ns
Address to Output Delay	tavqv	tacc	CE = VIL OE = VIL	_	70	_	90	ns
Chip Enable to Output Delay	t ELQV	t ce	OE = VIL	_	70		90	ns
Output Enable to Output Delay	t GLQV	t oe	_	_	30	_	35	ns
Chip Enable to Output High-Z	t ehqz	t DF	_	_	25	_	30	ns
Output Enable to Output High-Z	t GHQZ	t DF	_	_	25	_	30	ns
Output Hold Time From Addresses, CE or OE, Whichever Occurs First	taxqx	tон	_	0	_	0	_	ns
RESET Pin Low to Read Mode	_	tREADY	_	_	20		20	μs
CE to BYTE Switching Low or High	_	telfl telfh	_		5		5	ns

Note: Test Conditions:

Output Load: 1 TTL gate and 30 pF (MBM29DL16XTD/BD-70)
1 TTL gate and 100 pF (MBM29DL16XTD/BD-90)
Input rise and fall times: 5 ns

Input rise and fall times: 5 ns Input pulse levels: 0.0 V or 3.0 V Timing measurement reference level

Input: 1.5 V Output:1.5 V



• Write/Erase/Program Operations

Mart Min Mart Mart Min Mart Mar		,	Syr	nbol	70			90			11:0:4
Address Setup Time to OE Low During Toggle Bit Polling	Pa	irameter	JEDEC	Standard	Min	Тур	Max	Min	Тур	Max	Unit
Address Setup Time to E Low During Toggle Bit Polling CE High During Toggle Bit Polling CE High During Toggle Bit Polling CE Setup Time CE Pollse Width High CE Pollse Width CE Pollse Width High CE	Write Cycle Time		tavav	twc	70	_	_	90	_	_	ns
Bit Polling	Address Setup Time		t avwl	t AS	0	_	_	0	_	_	ns
Address Hold Time from CE or OE High During Toggle Bit Polling Toggle and Data Polling Toggle and Data Polling Toggle Bit Poll		to OE Low During Toggle	_	taso	12	_	_	15	_	_	ns
Toggle Bit Polling	Address Hold Time		twlax	tан	45	_		45			ns
Data Hold Time		rom CE or OE High During	_	t aht	0	_	_	0	_	_	ns
Output Enable Hold Time Read Toggle and Data Polling — toem 0 — Double Hold Toggle Bit Polling — ns πs ©E High During Toggle Bit Polling — toeph 20 — Double Strong — ns 10 — Double Strong — ns ©E High During Toggle Bit Polling — toeph 20 — Double Strong — ns 20 — Double Strong — ns Read Recover Time Before Write toeph 20 — Double Strong — ns — ns Read Recover Time Before Write toeph 20 — Double Strong — ns — ns Read Recover Time Before Write toeph toeph 20 — Double Strong — ns — ns Read Recover Time Before Write toeph toeph 0 — Double Strong — ns — ns Read Recover Time Before Write toeph toeph 0 — Double Strong — ns — ns Read Recover Time Before Write toeph toeph 0 — Double Strong — ns — ns ©E Setup Time toeph toeph toeph 0 — Double Strong — ns — ns Write Pulse Width toeph toeph	Data Setup Time		tоvwн	tos	30	_	_	35	_	_	ns
Time Toggle and Data Polling Tose To	Data Hold Time		twhox	tон	0	_	_	0	_		ns
Toggle and Data Polling	Output Enable Hold	Read		toru	0	_	_	0	_	_	ns
OE High During Toggle Bit Polling — toeph 20 — 20 — ns Read Recover Time Before Write tshull tshull to Hull 0 — 0 — ns Read Recover Time Before Write tshell tohull tohell 0 — 0 — ns CE Setup Time tshell tohell tos 0 — 0 — ns WE Setup Time twill tos 0 — 0 — ns WE Setup Time twill tos 0 — 0 — ns WE Setup Time twill tos 0 — 0 — ns WE Hold Time twill tos 0 — 0 — ns Write Pulse Width twill tos 0 — 0 — ns Write Pulse Width High tsleleh tcp 35 — 35 — ns Programming Operation Byte Word twill twill twill twill twill twill twill twill twill tw	Time	Toggle and Data Polling		L OEH	10			10			ns
Read Recover Time Before Write t _{SHWL} t _{SHWL} t _{SHWL} 0 — 0 — ns Read Recover Time Before Write t _{SHEL} t _{SHEL} 0 — 0 — ns ŒE Setup Time t _{ELWL} t _{CS} 0 — 0 — ns ŒE Hold Time t _{WHEH} t _{CH} 0 — 0 — ns ŒE Hold Time t _{WHEH} t _{CH} 0 — 0 — ns ŒE Hold Time t _{WHEH} t _{CH} 0 — 0 — ns ŒE Hold Time t _{WHEH} t _{CH} 0 — 0 — ns ŒE Hold Time t _{WHEH} t _{CH} 0 — 0 — ns ŒE Hold Time t _{CH} t _{CH} 0 — 0 — ns Write Pulse Width t _{CH} t _{CH} 0 — 0 — ns Programming Operation <td>CE High During Togg</td> <td>le Bit Polling</td> <td>_</td> <td>tCEPH</td> <td>20</td> <td>_</td> <td>_</td> <td>20</td> <td>_</td> <td>_</td> <td>ns</td>	CE High During Togg	le Bit Polling	_	t CEPH	20	_	_	20	_	_	ns
Read Recover Time Before Write tshell tshell to tcs 0 0 ns	OE High During Togg	gle Bit Polling	_	t oeph	20			20			ns
ŒE Setup Time telwl. tcs 0 — — 0 — — ns WE Setup Time twl.EL tws 0 — — 0 — — ns ŒE Hold Time twheh tch 0 — — 0 — — ns Write Pulse Width twheh twh 0 — — 0 — — ns Write Pulse Width twhwh twh 35 — 35 — ns Write Pulse Width High twhwl twh 25 — 30 — — ns Programming Operation Word Word twhwl 25 — 30 — — ns Programming Operation Word Word twhwh 25 — 30 — — ns Sector Erase Operation*¹ twhwh twhwh twh — 16 — µ s	Read Recover Time	Before Write	t GHWL	t GHWL	0			0			ns
Twice Twi	Read Recover Time	Before Write	t GHEL	t GHEL	0	_	_	0	_	_	ns
The bound of the latest color The latest color	CE Setup Time		t ELWL	tcs	0	_	_	0	_	_	ns
WE Hold Time	WE Setup Time		twlel	tws	0	_	_	0	_	_	ns
Write Pulse Width twp 35 35 ns	CE Hold Time		twheh	tсн	0	_	_	0	_	_	ns
The content of the	WE Hold Time		t ehwh	twн	0	_	_	0	_	_	ns
Write Pulse Width High twнw.L twнw.L twpн 25 — 30 — — ns СЕ Pulse Width High teheL tcph 25 — 30 — — ns Programming Operation Byte Word — — 16 — 8 — µs Sector Erase Operation*¹ twhwh1 twhwh2 twhw12 — 1 — 16 — µs Vcc Setup Time — tvcs 50 — 50 — 1 — µs Rise Time to Vio*² — tvlor 500 — 500 — ns Rise Time to Vacc*³ — tvaccr 500 — 500 — ns Voltage Transition Time*² — tvlh 4 — 4 — µs Write Pulse Width*² — tosp 4 — 4 — µs ©E Setup Time to WE Active*² — tcsp <td>Write Pulse Width</td> <td></td> <td>twwh</td> <td>twp</td> <td>35</td> <td>_</td> <td>_</td> <td>35</td> <td>_</td> <td>_</td> <td>ns</td>	Write Pulse Width		twwh	t wp	35	_	_	35	_	_	ns
CE Pulse Width High teheL tcph 25 — 30 — ns Programming Operation Byte Word twhwh1 twhwh1 — 8 — — 8 — µs Sector Erase Operation*1 twhwh2 — 16 — — 16 — µs Vcc Setup Time — tvcs 50 — 50 — — µs Rise Time to V _{ID} *2 — tvldr 500 — 500 — ns Rise Time to V _{ID} *2 — tvlcr 500 — 500 — ns Voltage Transition Time*2 — tvlht 4 — 4 — µs Write Pulse Width*2 — twpp 100 — 100 — µs OE Setup Time to WE Active*2 — tcsp 4 — 4 — µs Recover Time From RY/BY — trsp 0	CE Pulse Width		t ELEH	t cp	35	_	_	35	_	_	ns
Programming Operation Byte Word twhwhit twhwh	Write Pulse Width Hi	gh	twhwl	t wph	25	_	_	30	_	_	ns
Operation Word twhwh1 twhwh1	CE Pulse Width High		t ehel	t cph	25	_	_	30	_		ns
Operation Word — 16 — — 16 — µs Sector Erase Operation*1 twhwh2 twhwh2 — 1 — — 1 — — 1 — — 1 — — 9 № Voc Setup Time — tvcs 50 — — 50 — — µs Rise Time to V _{ID} *2 — tvldr 500 — — 500 — — ns Rise Time to V _{ACC} *3 — tvldr 500 — — ns Voltage Transition Time*2 — tvlht 4 — 4 — µs Write Pulse Width*2 — twpp 100 — 100 — µs OE Setup Time to WE Active*2 — tcsp 4 — 4 — µs Recover Time From RY/BY — true — 0 — — ns <td>Programming</td> <td>Byte</td> <td></td> <td></td> <td>_</td> <td>8</td> <td>_</td> <td>_</td> <td>8</td> <td>_</td> <td>μs</td>	Programming	Byte			_	8	_	_	8	_	μs
Vcc Setup Time — tvcs 50 — 50 — μs Rise Time to V _{ID} *2 — tvIDR 500 — 500 — ns Rise Time to V _{ACC} *3 — tvACCR 500 — 500 — ns Voltage Transition Time*2 — tvLHT 4 — 4 — μs Write Pulse Width*2 — twPP 100 — 100 — μs ΘΕ Setup Time to WE Active*2 — tosp 4 — 4 — μs Recover Time From RY/ΒΫ — trsp 0 — 0 — ns	Operation	Word	tvvHvvH1	LVVHVVH1	_	16	_	_	16	_	μs
Rise Time to V _{ID} *2 — tvIDR 500 — — ns Rise Time to V _{ACC} *3 — tvACCR 500 — — ns Voltage Transition Time*2 — tvLHT 4 — 4 — μs Write Pulse Width*2 — twPP 100 — — μs ΘΕ Setup Time to WE Active*2 — toEsp 4 — 4 — μs CE Setup Time to WE Active*2 — tcsp 4 — 4 — μs Recover Time From RY/BY — trans 0 — 0 — ns	Sector Erase Operati	on*1	t whwh2	t whwh2	_	1	_		1		S
Rise Time to Vacc*3 — tvaccr 500 — — ns Voltage Transition Time*2 — tvlht 4 — 4 — μs Write Pulse Width*2 — twpp 100 — 100 — μs ΘΕ Setup Time to WE Active*2 — toesp 4 — 4 — μs Recover Time From RY/BY — trsp 0 — 0 — ns	Vcc Setup Time		_	tvcs	50	_	_	50	_	_	μs
Voltage Transition Time*2 — tvlht 4 — 4 — μs Write Pulse Width*2 — twpp 100 — 100 — μs ΘΕ Setup Time to WE Active*2 — toesp 4 — 4 — μs CΕ Setup Time to WE Active*2 — tcsp 4 — 4 — μs Recover Time From RY/ΒΥ — trsb 0 — 0 — ns	Rise Time to V _{ID} *2		_	tvidr	500	_	_	500	_		ns
Write Pulse Width*2 — twpp 100 — — μs ΘΕ Setup Time to WE Active*2 — toesp 4 — 4 — μs CΕ Setup Time to WE Active*2 — tcsp 4 — 4 — μs Recover Time From RY/BY — trsp 0 — 0 — ns	Rise Time to V _{ACC} *3		_	tvaccr	500	_	_	500	_		ns
OE Setup Time to WE Active*2 — toesp 4 — 4 — µs CE Setup Time to WE Active*2 — tcsp 4 — 4 — µs Recover Time From RY/BY — trss 0 — 0 — ns	Voltage Transition Time*2		_	t vlht	4	_	_	4	_		μs
CE Setup Time to WE Active*2 — tcsp 4 — 4 — µs Recover Time From RY/BY — trss 0 — 0 — ns	Write Pulse Width*2		_	t wpp	100	_		100			μs
Recover Time From RY/BY — trb 0 — 0 — ns	OE Setup Time to WE Active*2		_	toesp	4	_	_	4	_	_	μs
	CE Setup Time to W	E Active*2	_	tcsp	4		_	4	_	_	μs
RESET Pulse Width — trp 500 — — ns	Recover Time From I	RY/ BY	_	t RB	0		_	0	_		ns
	RESET Pulse Width		_	t RP	500			500	—		ns

Parameter	Symbol		70		90			Unit	
Farameter	JEDEC	Standard	Min	Тур	Max	Min	Тур	Max	Ollic
RESET High Level Period before Read	_	t RH	200	_	_	200		_	ns
BYTE Switching Low to Output High-Z	_	t FLQZ	_	_	25	_	_	30	ns
BYTE Switching High to Output Active	_	t FHQV	_	_	70	_	_	90	ns
Program/Erase Valid to RY/BY Delay	_	t BUSY	_	_	90	_	_	90	ns
Delay Time from Embedded Output Enable	_	t EOE	_	_	70	_	_	90	ns
Erase Time-out Time	_	t TOW	50	_	_	50	_	_	μs
Erase Suspend Transition Time		t spd	_	_	20	_	_	20	μs

^{*1 :} This does not include preprogramming time.

^{*2 :} This timing is for Sector Group Protection operation.

^{*3 :} This timing is limited for Accelerated Program Operation only.

■ ERASE AND PROGRAMMING PERFORMANCE

Parameter		Limits		Unit	Comments
raiailletei	Min	Тур	Max	Oilit	Comments
Sector Erase Time	_	1	10	S	Excludes programming time prior to erasure
Word Programming Time	_	16	360	μs	Excludes system-level
Byte Programming Time	_	8	300	μs	overhead
Chip Programming Time	_	_	50	S	Excludes system-level overhead
Program/Erase Cycle	100,000	_	_	cycle	_

■ PIN CAPACITANCE


Parameter	Symbol	Test Setup	Тур	Max	Unit
Input Capacitance	Cin	V _{IN} = 0	6	7.5	pF
Output Capacitance	Соит	Vout = 0	8.5	12	pF
Control Pin Capacitance	C _{IN2}	V _{IN} = 0	8	10	pF
WP/ACC Pin Capacitance	Сімз	V _{IN} = 0	17	18	pF


Notes: • Test conditions T_A = + 25 °C, f = 1.0 MHz

[•] DQ₁₅/A₋₁ pin capacitance is stipulated by output capacitance.


■ TIMING DIAGRAM

• Key to Switching Waveforms






(2) AC Waveforms for Hardware Reset/Read Operations




(3) AC Waveforms for Alternate WE Controlled Program Operations



Notes: • PA is address of the memory location to be programmed.

- PD is data to be programmed at byte address.
- $\overline{DQ_7}$ is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates last two bus cycles out of four bus cycle sequence.
- \bullet These waveforms are for the ×16 mode. (The addresses differ from ×8 mode.)


(4) AC Waveforms for Alternate $\overline{\text{CE}}$ Controlled Program Operations




Notes: • PA is address of the memory location to be programmed.

- PD is data to be programmed at byte address.
- \overline{DQ}_7 is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates last two bus cycles out of four bus cycle sequence.
- These waveforms are for the ×16 mode. (The addresses differ from ×8 mode.)


(5) AC Waveforms for Chip/Sector Erase Operations




(6) AC Waveforms for Data Polling during Embedded Algorithm Operations




(7) AC Waveforms for Toggle Bit I during Embedded Algorithm Operations




(8) Bank-to-bank Read/Write Timing Diagram




(9) DQ2 vs. DQ6




(10) RY/BY Timing Diagram during Program/Erase Operations




(11) RESET, RY/BY Timing Diagram




(12) Timing Diagram for Word Mode Configuration




(13) Timing Diagram for Byte Mode Configuration




(14) BYTE Timing Diagram for Write Operations




(15) AC Waveforms for Sector Group Protection




(16) Temporary Sector Group Unprotection Timing Diagram



(17) Extended Sector Group Protection Timing Diagram



(18) Accelerated Program Timing Diagram




■ FLOW CHART


(1) Embedded Program™ Algorithm

EMBEDDED ALGORITHM Start Write Program Command Sequence (See Below) Data Polling Embedded Program Algorithm No in program Verify Data Yes No Increment Address Last Address **Programming Completed** Program Command Sequence (Address/Command): 555h/AAh 2AAh/55h 555h/A0h Program Address/Program Data Notes: • The sequence is applied for × 16 mode. • The addresses differ from × 8 mode.


(2) Embedded Erase™ Algorithm




(3) Data Polling Algorithm




(4) Toggle Bit Algorithm




(5) Sector Group Protection Algorithm




(6) Temporary Sector Group Unprotection Algorithm



(7) Extended Sector Group Protection Algorithm




(8) Embedded Program™ Algorithm for Fast Mode





■ ORDERING INFORMATION


Part No.	Package	Access Time	Sector Architecture
MBM29DL161TD-70PFTN		70	
MBM29DL161TD-90PFTN		90	
MBM29DL162TD-70PFTN	40 min plantin TCOD (4)	70	
MBM29DL162TD-90PFTN	48-pin plastic TSOP (1)	90	
MBM29DL163TD-70PFTN	- (FPT-48P-M19) Normal Bend	70	
MBM29DL163TD-90PFTN	Normal Bend	90	
MBM29DL164TD-70PFTN		70	7
MBM29DL164TD-90PFTN		90	
MBM29DL161TD-70PFTR		70	
MBM29DL161TD-90PFTR		90	
MBM29DL162TD-70PFTR	40 - 15 - 15 - 15 - 15 - 15 - 15 - 15 - 1	70	
MBM29DL162TD-90PFTR	48-pin plastic TSOP (1)	90	Ton Contain
MBM29DL163TD-70PFTR	(FPT-48P-M20)	70	Top Sector
MBM29DL163TD-90PFTR	Reverse Bend	90	
MBM29DL164TD-70PFTR	1	70	
MBM29DL164TD-90PFTR		90	
MBM29DL161TD-70PBT		70	
MBM29DL161TD-90PBT		90	
MBM29DL162TD-70PBT	1	70	
MBM29DL162TD-90PBT	48-pin plastic FBGA	90	
MBM29DL163TD-70PBT	(BGA-48P-M13)	70	┪
MBM29DL163TD-90PBT	(23/110/11119)	90	
MBM29DL164TD-70PBT	1	70	-
MBM29DL164TD-90PBT		90	
MBM29DL161BD-70PFTN		70	
MBM29DL161BD-90PFTN		90	
MBM29DL162BD-70PFTN	1	70	┥
MBM29DL162BD-90PFTN	48-pin plastic TSOP (1)	90	
MBM29DL163BD-70PFTN	(FPT-48P-M19)	70	-
MBM29DL163BD-90PFTN	Normal Bend	90	
MBM29DL164BD-70PFTN	1	70	-
MBM29DL164BD-90PFTN		90	
MBM29DL161BD-70PFTR		70	-
MBM29DL161BD-90PFTR		90	
MBM29DL162BD-70PFTR	1	70	-
MBM29DL162BD-90PFTR	48-pin plastic TSOP (1)	90	
MBM29DL163BD-70PFTR	(FPT-48P-M20)	70	Bottom Sector
MBM29DL163BD-90PFTR	Reverse Bend	90	
MBM29DL164BD-70PFTR	-	70	-
MBM29DL164BD-90PFTR		90	
MBM29DL161BD-70PBT		70	-
MBM29DL161BD-90PBT		90	
MBM29DL162BD-70PBT	-	70	-
MBM29DL162BD-70PBT	48-pin plastic FBGA	90	
MBM29DL163BD-70PBT	(BGA-48P-M13)		_
MBM29DL163BD-70PBT	(DGA-40F-W13)	70 90	
MBM29DL163BD-90PBT	-	70	_
MBM29DL164BD-90PBT		90	
MIDINIZADE 1040D-A060 I		90	



■ PACKAGE DIMENSIONS







FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0303 © FUJITSU LIMITED Printed in Japan